JPS6242307B2 - - Google Patents
Info
- Publication number
- JPS6242307B2 JPS6242307B2 JP53113007A JP11300778A JPS6242307B2 JP S6242307 B2 JPS6242307 B2 JP S6242307B2 JP 53113007 A JP53113007 A JP 53113007A JP 11300778 A JP11300778 A JP 11300778A JP S6242307 B2 JPS6242307 B2 JP S6242307B2
- Authority
- JP
- Japan
- Prior art keywords
- main memory
- register
- page
- channel
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Bus Control (AREA)
- Memory System (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11300778A JPS5539979A (en) | 1978-09-14 | 1978-09-14 | Page control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11300778A JPS5539979A (en) | 1978-09-14 | 1978-09-14 | Page control system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5539979A JPS5539979A (en) | 1980-03-21 |
| JPS6242307B2 true JPS6242307B2 (cs) | 1987-09-08 |
Family
ID=14601093
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11300778A Granted JPS5539979A (en) | 1978-09-14 | 1978-09-14 | Page control system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5539979A (cs) |
-
1978
- 1978-09-14 JP JP11300778A patent/JPS5539979A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5539979A (en) | 1980-03-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS623461B2 (cs) | ||
| JPS5851327A (ja) | 入出力制御システム | |
| US6182207B1 (en) | Microcontroller with register system for the indirect accessing of internal memory via auxiliary register | |
| JPS6242307B2 (cs) | ||
| JPS58225443A (ja) | 高速デ−タ処理装置 | |
| JPS6049352B2 (ja) | デ−タ処理装置 | |
| JPS6240736B2 (cs) | ||
| JP2671160B2 (ja) | 例外処理方式 | |
| JPS59144955A (ja) | 情報処理装置 | |
| JPS6218074B2 (cs) | ||
| JPS6161139B2 (cs) | ||
| JPS59180755A (ja) | トレ−ス方式 | |
| JPS6212555B2 (cs) | ||
| JPS6149695B2 (cs) | ||
| JP2644857B2 (ja) | データ転送方法 | |
| JPS6051736B2 (ja) | 情報処理装置 | |
| JPH01223547A (ja) | 入出力命令変換方式 | |
| JPS5954091A (ja) | 電子計算機 | |
| JPS5969844A (ja) | マイクロプログラムのロ−デイング方式 | |
| JPS6131894B2 (cs) | ||
| JPS60142450A (ja) | 記憶システム | |
| JPS5918787B2 (ja) | Tlbパ−テイシヨン方式 | |
| JPH03158943A (ja) | バッファ記憶・転送方式 | |
| JPS6118224B2 (cs) | ||
| JPS6149704B2 (cs) |