JPS6241381U - - Google Patents

Info

Publication number
JPS6241381U
JPS6241381U JP13334885U JP13334885U JPS6241381U JP S6241381 U JPS6241381 U JP S6241381U JP 13334885 U JP13334885 U JP 13334885U JP 13334885 U JP13334885 U JP 13334885U JP S6241381 U JPS6241381 U JP S6241381U
Authority
JP
Japan
Prior art keywords
circuit
transistor
triax
power supply
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13334885U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP13334885U priority Critical patent/JPS6241381U/ja
Publication of JPS6241381U publication Critical patent/JPS6241381U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Power Conversion In General (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の一実施例の回路図、第2図は
そのタイムチヤートである。第3図は従来例の回
路図、第4図はそのタイムチヤートである。 2……スイツチング回路、3……制御回路、4
……平滑回路、21……トライアツク、25……
トランジスタ、26……トリガ回路。
FIG. 1 is a circuit diagram of an embodiment of the present invention, and FIG. 2 is a time chart thereof. FIG. 3 is a circuit diagram of a conventional example, and FIG. 4 is a time chart thereof. 2... Switching circuit, 3... Control circuit, 4
...Smoothing circuit, 21...Triack, 25...
Transistor, 26...Trigger circuit.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 直流を入力し、スイツチング回路と平滑回路と
を備える直流電源回路において、前記スイツチン
グ回路を入出力両端子間に順接続されたトライア
ツクとこのトライアツクを並列に入出力両端子間
に接続され、このトライアツクのゲートにトリガ
パルスを与えるトリガ回路と、このトリガパルス
の極性を正負交互に切り換えるトランジスタと、
このトランジスタをオンオフ制御する制御回路と
で構成したことを特徴とする直流電源回路。
In a DC power supply circuit that inputs DC and includes a switching circuit and a smoothing circuit, the switching circuit is connected to a triax connected in order between the input and output terminals, and the triax is connected in parallel between the input and output terminals. a trigger circuit that applies a trigger pulse to the gate of the circuit; a transistor that alternately switches the polarity of this trigger pulse between positive and negative;
A DC power supply circuit comprising a control circuit that controls on/off the transistor.
JP13334885U 1985-08-30 1985-08-30 Pending JPS6241381U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13334885U JPS6241381U (en) 1985-08-30 1985-08-30

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13334885U JPS6241381U (en) 1985-08-30 1985-08-30

Publications (1)

Publication Number Publication Date
JPS6241381U true JPS6241381U (en) 1987-03-12

Family

ID=31033579

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13334885U Pending JPS6241381U (en) 1985-08-30 1985-08-30

Country Status (1)

Country Link
JP (1) JPS6241381U (en)

Similar Documents

Publication Publication Date Title
JPS6241381U (en)
JPS6244685U (en)
JPH01173809U (en)
JPS6238085U (en)
JPS6416187U (en)
JPH01162740U (en)
JPH02103915U (en)
JPS61187121U (en)
JPS61111107U (en)
JPS6270644U (en)
JPS62125384U (en)
JPH0277933U (en)
JPS63202180U (en)
JPS61166633U (en)
JPH0190287U (en)
JPH0334643U (en)
JPS6321487U (en)
JPS63122803U (en)
JPS61192686U (en)
JPS6368002U (en)
JPS63160092U (en)
JPS6286737U (en)
JPS6363067U (en)
JPS62140646U (en)
JPS6275521U (en)