JPS6237443U - - Google Patents

Info

Publication number
JPS6237443U
JPS6237443U JP1985129324U JP12932485U JPS6237443U JP S6237443 U JPS6237443 U JP S6237443U JP 1985129324 U JP1985129324 U JP 1985129324U JP 12932485 U JP12932485 U JP 12932485U JP S6237443 U JPS6237443 U JP S6237443U
Authority
JP
Japan
Prior art keywords
frequency
utility
setting
model registration
transmission
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1985129324U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1985129324U priority Critical patent/JPS6237443U/ja
Publication of JPS6237443U publication Critical patent/JPS6237443U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Transceivers (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案によるインクリメンタルチユー
ニング装置のブロツク回路図、第2図はエンコー
ダの出力パルスと分周器及び逓倍器の出力パルス
の比較表、第3図は演算装置に入力されるパルス
1個当たりの判別信号毎の周波数変化のステツプ
を示す比較表、第4図は分周器と逓倍器の他の接
続例を示すブロツク図、第5図は2つのエンコー
ダを切り換える場合のブロツク図、第6図はピツ
チの異なる2つのパルスを出力するエンコーダを
用いた場合のブロツク図を示している。 1,1a,1b,1′……エンコーダ、2……
逓倍器、3……分周器、5……演算装置、6……
PLLシンセサイザー、T,R……判別信号。
Fig. 1 is a block circuit diagram of the incremental tuning device according to the present invention, Fig. 2 is a comparison table of the output pulses of the encoder and the output pulses of the frequency divider and multiplier, and Fig. 3 is the pulse 1 input to the arithmetic unit. A comparison table showing steps of frequency change for each individual discrimination signal, Fig. 4 is a block diagram showing another example of connection of frequency dividers and multipliers, Fig. 5 is a block diagram when switching between two encoders, FIG. 6 shows a block diagram in the case of using an encoder that outputs two pulses with different pitches. 1, 1a, 1b, 1'... Encoder, 2...
Multiplier, 3... Frequency divider, 5... Arithmetic device, 6...
PLL synthesizer, T, R...discrimination signal.

Claims (1)

【実用新案登録請求の範囲】 (1) 送信もしくは受信周波数をパルスエンコー
ダによつて可変できるシンセサイザ方式の通信機
に使用されるチユーニング装置において、ダイヤ
ル操作量に対する周波数変化量を異ならしめるこ
とを特徴とするインクリメンタルチユーニング装
置。 (2) 送信周波数あるいは受信周波数設定時にパ
ルスエンコーダからの出力をそれぞれ異なつたス
テツプのデータになるよう演算処理をする演算装
置を設けたことを特徴とする実用新案登録請求の
範囲第1項記載のインクリメンタルチユーニング
装置。 (3) 送信周波数あるいは受信周波数設定時にパ
ルスエンコーダの出力がそれぞれ異なつたピツチ
になるように分周器を使用することを特徴とする
実用新案登録請求の範囲第1項記載のインクリメ
ンタルチユーニング装置。 (4) 送信周波数あるいは受信周波数設定時にパ
ルスエンコーダの出力がそれぞれ異なつたピツチ
になるように逓倍器を使用することを特徴とする
実用新案登録請求の範囲第1項記載のインクリメ
ンタルチユーニング装置。 (5) 通信周波数設定時に送信用と受信用でそれ
ぞれ異なつたピツチのパルスエンコーダを使用し
たことを特徴とする実用新案登録請求の範囲第1
項記載のインクリメンタルチユーニング装置。 (6) 送信周波数あるいは受信周波数設定時にそ
れぞれ異なつたピツチに切り換えることのできる
パルスエンコーダを使用したことを特徴とする実
用新案登録請求の範囲第1項記載のインクリメン
タルチユーニング装置。
[Claims for Utility Model Registration] (1) A tuning device used in a synthesizer-type communication device in which the transmission or reception frequency can be varied by a pulse encoder, characterized by varying the amount of frequency change with respect to the amount of dial operation. Incremental tuning equipment. (2) A utility model according to claim 1, characterized in that the utility model is provided with an arithmetic device that performs arithmetic processing on the output from the pulse encoder so that it becomes data of different steps when setting the transmitting frequency or the receiving frequency. Incremental tuning equipment. (3) The incremental tuning device according to claim 1 of the utility model registration, characterized in that a frequency divider is used so that the outputs of the pulse encoder have different pitches when setting the transmission frequency or the reception frequency. (4) The incremental tuning device according to claim 1 of the utility model registration, characterized in that a multiplier is used so that the outputs of the pulse encoders have different pitches when setting the transmitting frequency or the receiving frequency. (5) Claim 1 of the utility model registration, which is characterized in that pulse encoders with different pitches are used for transmission and reception when setting the communication frequency.
Incremental tuning device as described in section. (6) The incremental tuning device according to claim 1 of the utility model registration, characterized in that it uses a pulse encoder that can be switched to different pitches when setting the transmission frequency or the reception frequency.
JP1985129324U 1985-08-23 1985-08-23 Pending JPS6237443U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1985129324U JPS6237443U (en) 1985-08-23 1985-08-23

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1985129324U JPS6237443U (en) 1985-08-23 1985-08-23

Publications (1)

Publication Number Publication Date
JPS6237443U true JPS6237443U (en) 1987-03-05

Family

ID=31025801

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1985129324U Pending JPS6237443U (en) 1985-08-23 1985-08-23

Country Status (1)

Country Link
JP (1) JPS6237443U (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0293832U (en) * 1989-01-12 1990-07-25
JPH0344941U (en) * 1989-09-06 1991-04-25

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5299704A (en) * 1976-02-18 1977-08-22 Tokyo Chiyuunaa Kougiyou Kk Device for switching channel
JPS6029251A (en) * 1983-07-27 1985-02-14 Fujitsu Ten Ltd Knob inserter

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5299704A (en) * 1976-02-18 1977-08-22 Tokyo Chiyuunaa Kougiyou Kk Device for switching channel
JPS6029251A (en) * 1983-07-27 1985-02-14 Fujitsu Ten Ltd Knob inserter

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0293832U (en) * 1989-01-12 1990-07-25
JPH0344941U (en) * 1989-09-06 1991-04-25

Similar Documents

Publication Publication Date Title
US4162446A (en) Transceiver with only one reference frequency
ES487141A1 (en) Digital phase control circuit with auxiliary circuit.
DE2965314D1 (en) DEMODULATOR ARRANGEMENT FOR DIPHASE DIGITALLY MODULATED SIGNALS
EP0360509A3 (en) Method and apparatus for carrying out a non-linear operation on a digital signal
JPS6237443U (en)
SU1628219A1 (en) Triple phase shift keyed signal receiver
SU773946A1 (en) Synchronizing device
EP0274841A3 (en) Processing quadrature signals
SU843266A1 (en) Device for asynchronous transmission of digital information through synchronous communication channel
SU1274142A1 (en) Frequency-to-voltage converter with digital control
SU1223329A1 (en) Frequency multiplier
SU1467782A1 (en) Device for transmitting binary signals
JP2516250B2 (en) 90 degree phase shifter
JPH028247U (en)
SU1336261A1 (en) Multichannel communication system
SU758473A1 (en) Frequency multiplier
JPS5537013A (en) Facsimile device
JPH044429U (en)
SU633152A1 (en) Synchronizing arrangement
JPS5635588A (en) Equivalent pulse eliminating circuit
JPH02118414U (en)
JPS60111149U (en) antenna switching circuit
JPS5940332B2 (en) Multi-channel tone oscillator
JPS5547757A (en) Dial pulse generation system
JPS63153627U (en)