JPS6232619B2 - - Google Patents
Info
- Publication number
- JPS6232619B2 JPS6232619B2 JP54154370A JP15437079A JPS6232619B2 JP S6232619 B2 JPS6232619 B2 JP S6232619B2 JP 54154370 A JP54154370 A JP 54154370A JP 15437079 A JP15437079 A JP 15437079A JP S6232619 B2 JPS6232619 B2 JP S6232619B2
- Authority
- JP
- Japan
- Prior art keywords
- conductor layer
- semiconductor region
- forming
- electrode
- type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15437079A JPS5678141A (en) | 1979-11-30 | 1979-11-30 | Method of forming electrode for semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15437079A JPS5678141A (en) | 1979-11-30 | 1979-11-30 | Method of forming electrode for semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5678141A JPS5678141A (en) | 1981-06-26 |
JPS6232619B2 true JPS6232619B2 (enrdf_load_stackoverflow) | 1987-07-15 |
Family
ID=15582669
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP15437079A Granted JPS5678141A (en) | 1979-11-30 | 1979-11-30 | Method of forming electrode for semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5678141A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS614248A (ja) * | 1984-06-19 | 1986-01-10 | Nec Kansai Ltd | バンプ電極の形成方法 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54105962A (en) * | 1978-02-07 | 1979-08-20 | Mitsubishi Electric Corp | Projection electrode forming method for semiconductor device |
-
1979
- 1979-11-30 JP JP15437079A patent/JPS5678141A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5678141A (en) | 1981-06-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5021840A (en) | Schottky or PN diode with composite sidewall | |
US4470062A (en) | Semiconductor device having isolation regions | |
JPH05347383A (ja) | 集積回路の製法 | |
GB2148591A (en) | Semiconductor device isolation grooves | |
US4393573A (en) | Method of manufacturing semiconductor device provided with complementary semiconductor elements | |
JPH0719838B2 (ja) | 半導体装置およびその製造方法 | |
US4730208A (en) | Semiconductor device | |
US5702987A (en) | Method of manufacture of self-aligned JFET | |
EP0112773B1 (en) | Buried schottky clamped transistor | |
US7271068B2 (en) | Method of manufacture of semiconductor device | |
US4524376A (en) | Corrugated semiconductor device | |
JPH0145224B2 (enrdf_load_stackoverflow) | ||
JP2605030B2 (ja) | 直交バイポーラ−トランジスタ | |
JP3113426B2 (ja) | 絶縁ゲート半導体装置及びその製造方法 | |
US4119446A (en) | Method for forming a guarded Schottky barrier diode by ion-implantation | |
US4464825A (en) | Process for fabrication of high-speed radiation hard bipolar semiconductor devices | |
US4720739A (en) | Dense, reduced leakage CMOS structure | |
US4409609A (en) | Semiconductor device and method of manufacturing the same | |
JPS6232619B2 (enrdf_load_stackoverflow) | ||
US6197649B1 (en) | Process for manufacturing planar fast recovery diode using reduced number of masking steps | |
JPS5950104B2 (ja) | ハンドウタイソウチ | |
JP2760401B2 (ja) | 誘電体分離基板及び半導体装置 | |
JPH0677465A (ja) | 半導体装置 | |
TW202520867A (zh) | 蕭特基二極體元件及其製法 | |
JPS58188158A (ja) | 半導体装置とその製造方法 |