JPS62272560A - マルチチツプパツケ−ジのクロツク回路接続構造 - Google Patents

マルチチツプパツケ−ジのクロツク回路接続構造

Info

Publication number
JPS62272560A
JPS62272560A JP11676486A JP11676486A JPS62272560A JP S62272560 A JPS62272560 A JP S62272560A JP 11676486 A JP11676486 A JP 11676486A JP 11676486 A JP11676486 A JP 11676486A JP S62272560 A JPS62272560 A JP S62272560A
Authority
JP
Japan
Prior art keywords
clock
clock signal
input
pins
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP11676486A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0554696B2 (enrdf_load_stackoverflow
Inventor
Toshihiko Watari
渡里　俊彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP11676486A priority Critical patent/JPS62272560A/ja
Publication of JPS62272560A publication Critical patent/JPS62272560A/ja
Publication of JPH0554696B2 publication Critical patent/JPH0554696B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5385—Assembly of a plurality of insulating substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15192—Resurf arrangement of the internal vias
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15312—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a pin array, e.g. PGA
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0213—Electrical arrangements not otherwise provided for
    • H05K1/0237—High frequency adaptations
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Combinations Of Printed Boards (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
JP11676486A 1986-05-20 1986-05-20 マルチチツプパツケ−ジのクロツク回路接続構造 Granted JPS62272560A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11676486A JPS62272560A (ja) 1986-05-20 1986-05-20 マルチチツプパツケ−ジのクロツク回路接続構造

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11676486A JPS62272560A (ja) 1986-05-20 1986-05-20 マルチチツプパツケ−ジのクロツク回路接続構造

Publications (2)

Publication Number Publication Date
JPS62272560A true JPS62272560A (ja) 1987-11-26
JPH0554696B2 JPH0554696B2 (enrdf_load_stackoverflow) 1993-08-13

Family

ID=14695155

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11676486A Granted JPS62272560A (ja) 1986-05-20 1986-05-20 マルチチツプパツケ−ジのクロツク回路接続構造

Country Status (1)

Country Link
JP (1) JPS62272560A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2715771A1 (fr) * 1994-02-02 1995-08-04 Matra Marconi Space France Assemblage de microcircuits intégrés de type puce à protubérances.
EP0827203A3 (en) * 1996-08-20 1998-04-15 International Business Machines Corporation Clock skew minimisation system and method for integrated circuits
JP2006066937A (ja) * 2005-11-24 2006-03-09 Oki Electric Ind Co Ltd 半導体装置

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2715771A1 (fr) * 1994-02-02 1995-08-04 Matra Marconi Space France Assemblage de microcircuits intégrés de type puce à protubérances.
EP0827203A3 (en) * 1996-08-20 1998-04-15 International Business Machines Corporation Clock skew minimisation system and method for integrated circuits
US6040203A (en) * 1996-08-20 2000-03-21 International Business Machines Corporation Clock skew minimization and method for integrated circuits
JP2006066937A (ja) * 2005-11-24 2006-03-09 Oki Electric Ind Co Ltd 半導体装置

Also Published As

Publication number Publication date
JPH0554696B2 (enrdf_load_stackoverflow) 1993-08-13

Similar Documents

Publication Publication Date Title
US5502621A (en) Mirrored pin assignment for two sided multi-chip layout
EP0130207B1 (en) Semiconductor chip package
US6335867B1 (en) Apparatus for interconnecting logic boards
US5508938A (en) Special interconnect layer employing offset trace layout for advanced multi-chip module packages
US5296748A (en) Clock distribution system
US5426566A (en) Multichip integrated circuit packages and systems
JPH01321511A (ja) 工業用高速インテリジェントコントローラのための印刷回路ボード配置
US6416333B1 (en) Extension boards and method of extending boards
JPH06334104A (ja) 等長等負荷バス配線
US4894708A (en) LSI package having a multilayer ceramic substrate
JPH05121548A (ja) クロツク供給回路及びクロツク供給回路を有する集積回路
US6670558B2 (en) Inline and “Y” input-output bus topology
US6662250B1 (en) Optimized routing strategy for multiple synchronous bus groups
JPS62272560A (ja) マルチチツプパツケ−ジのクロツク回路接続構造
US6215192B1 (en) Integrated circuit package and integrated circuit package control system
US6108228A (en) Quad in-line memory module
JPH0239101B2 (enrdf_load_stackoverflow)
KR100208501B1 (ko) 반도체장치 및 핀 배열
JPS6095940A (ja) 多重路信号分配システム
EP0624055B1 (en) Power supply structure for multichip package
JP3166722B2 (ja) 積層型半導体装置のスタック構造
WO1999041770A2 (en) Routing topology for identical connector point layouts on primary and secondary sides of a substrate
JP3535213B2 (ja) 半導体装置
JP2656263B2 (ja) 半導体集積回路装置
JPS62265797A (ja) バツクボ−ド構造

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term