JPS62263784A - Sound multiplex signal processor - Google Patents

Sound multiplex signal processor

Info

Publication number
JPS62263784A
JPS62263784A JP61107015A JP10701586A JPS62263784A JP S62263784 A JPS62263784 A JP S62263784A JP 61107015 A JP61107015 A JP 61107015A JP 10701586 A JP10701586 A JP 10701586A JP S62263784 A JPS62263784 A JP S62263784A
Authority
JP
Japan
Prior art keywords
signal
circuit
phase
input
adder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP61107015A
Other languages
Japanese (ja)
Inventor
Mikio Sasaki
幹雄 佐々木
Akira Sobashima
彰 傍島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP61107015A priority Critical patent/JPS62263784A/en
Publication of JPS62263784A publication Critical patent/JPS62263784A/en
Pending legal-status Critical Current

Links

Landscapes

  • Television Receiver Circuits (AREA)

Abstract

PURPOSE:To prevent a television receiver from receiving the interference due to a flyback pulse by forming the second horizontal synchronizing signal having an opposite phase to the interference signal of the flyback pulse and controlling the phase and an amplitude to cancel the interference signal. CONSTITUTION:The flyback pulse is inputted to the input of a phase circuit 12 as the first horizontal synchronizing signal to adjust the phase and applied to a horizontal synchronizing signal generating circuit 11. The horizontal synchronizing signal generating circuit 11 generates the second horizontal synchronizing signal of substantially the same waveform as the interference signal in a sound multiplex signal, the amplitude is adjusted in an amplitude circuit 10, and the second horizontal synchronizing signal is inputted to one input of an adder 9 disposed at the input side of a PLL circuit 8. The sound multiplex signal is inputted to one input of the adder 9 to cancel the interference signal included in the sound multiplex signal.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は、カラーテレビジョン受像機における米国方式
の音声多重信号処理装置に関するものである。
DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to an American-style audio multiplex signal processing device for a color television receiver.

従来の技術 近年、米国においても音声多重放送が開始され、それに
ともない米国音声多重処理装置を内蔵したテレビジョン
受像機が普及しつつある。
2. Description of the Related Art In recent years, audio multiplex broadcasting has started in the United States, and television receivers incorporating American audio multiplex processing devices are becoming popular.

以下図面を参照しながら、上述した従来の米国方式の音
声多重信号処理装置の一例について説明する。
An example of the conventional American audio multiplex signal processing apparatus mentioned above will be described below with reference to the drawings.

第2図は従来の米国音声多重信号処理装置の搬′送波再
生回路の構成を示すものである。第3図は米国音声多重
信号のスペクトラムを示す。
FIG. 2 shows the configuration of a carrier regeneration circuit of a conventional American audio multiplex signal processing device. FIG. 3 shows the spectrum of a US audio multiplex signal.

第3図のよるに、米国音声多重信号はSAPと呼ばれる
第2音声信号と、ステレオ放送のだめの(L−R)信号
と、(L+R)信号とから成っている。(L−R)信号
は搬送波抑圧AM信号(以下DSBと称す)で、搬送波
再生のためのパイロット信号が搬送波の棒の周波数で挿
入されている。
As shown in FIG. 3, the American audio multiplex signal consists of a second audio signal called SAP, a stereo broadcasting (L-R) signal, and a (L+R) signal. The (LR) signal is a carrier suppressed AM signal (hereinafter referred to as DSB), and a pilot signal for carrier wave regeneration is inserted at the frequency of the carrier wave bar.

第2図において、1は低域通過フィルタ(以下LPFと
略す)、2は位相比較器、3はループフィルター、4は
電圧制御発振器(以下VCOと略す)、5および6は汐
の分周器、γはDSB復調器である。
In Fig. 2, 1 is a low-pass filter (hereinafter abbreviated as LPF), 2 is a phase comparator, 3 is a loop filter, 4 is a voltage controlled oscillator (hereinafter abbreviated as VCO), and 5 and 6 are Shio's frequency dividers. , γ is a DSB demodulator.

以上のように構成された米国音声多重処理装置において
、まず第3図に示された音声多重信号はLPFlに加え
られ、SAP成分が取シ除かれた後、位相比較器2に加
えられる。位相比較器2、ループフィルター3、VCO
4、分周器5,6からなる構成は標準的なPLL回路で
、米国音声多重処理装置の場合、一般的にvC04の中
心周波数は水平繰返し周波数(以下fnと略す)の4倍
に選ばれている。位相比較器2に入力される信号の一方
は(L+R)信号、(I、−R)信号、およびパイロッ
ト信号で、もう一方にはvco4の出力が分周器5,6
により楓に分周された信号が加えられるので、このPL
L回路はパイロット信号に位相同期するようになってい
る。PLL回路がパイロット信号に位相同期すればVC
O4の出力を捧に分周した信号は(L−R)信号の搬送
波と同じ信号になるので、この信号によりDSB復調器
7によって復調され、(L−R)信号が取り出される。
In the American audio multiplex processing apparatus configured as described above, the audio multiplex signal shown in FIG. Phase comparator 2, loop filter 3, VCO
4. The configuration consisting of frequency dividers 5 and 6 is a standard PLL circuit, and in the case of American audio multiplex processing equipment, the center frequency of vC04 is generally selected to be four times the horizontal repetition frequency (hereinafter abbreviated as fn). ing. One of the signals input to the phase comparator 2 is the (L+R) signal, the (I, -R) signal, and the pilot signal, and the output of the VCO 4 is input to the frequency divider 5, 6 to the other.
Since the frequency-divided signal is added to Kaede, this PL
The L circuit is designed to be phase synchronized with the pilot signal. If the PLL circuit is phase-locked to the pilot signal, the VC
Since the signal obtained by dividing the frequency of the output of O4 becomes the same signal as the carrier wave of the (LR) signal, it is demodulated by the DSB demodulator 7 using this signal, and the (LR) signal is extracted.

発明が解決しようとする問題点 しかしながら、上記のような構成では、米国音声多重処
理装置がテレビジョン受像機の内部に置れた場合、一般
には音声多重信号の中にフライバックパルスによる妨害
信号が含まれる。このような場合、この妨害信号はパイ
ロット信号と周波数が数11z〜数10■2ずれている
か、もしくは周波数は同じでも位相が合っていないので
、妨害信号の程度に応じてPLLによる位相同期回路が
乱され、再生された搬送波の位相にジッターが生じ、D
SB復調が正しく動作しなくなるか、もしくは著しく妨
害信号が大きい場合には位相同期回路が妨害信号に同期
してしまい、復調不能となるという欠点があった。
Problems to be Solved by the Invention However, with the above configuration, when the American audio multiplex processing device is placed inside a television receiver, interference signals due to flyback pulses are generally included in the audio multiplexed signal. included. In such a case, the frequency of this interference signal is different from that of the pilot signal by several 11z to several 10s2, or the frequency is the same but the phase is not matched, so depending on the degree of the interference signal, the phase synchronization circuit using PLL is activated. Jitter occurs in the phase of the disturbed and regenerated carrier wave, and D
If SB demodulation does not operate correctly or if the interference signal is extremely large, the phase synchronization circuit synchronizes with the interference signal, making demodulation impossible.

本発明は上記問題点に鑑み、テレビジョン受像器のフラ
イバックパルスによる妨害を受けにくい音声多重信号処
理装置を提供するものである。
In view of the above-mentioned problems, the present invention provides an audio multiplex signal processing device that is less susceptible to interference by flyback pulses of a television receiver.

問題点を解決するだめの手段 この目的を達成するために、本発明の音声多重信号処理
装置は、搬送波を再生する回路の入力側に設けられた加
算器と、第1の水平周期信号を入力として第2の水平周
期信号を発生する回路とを備え、上記加算器の一方の入
力にパイロット信号を加え、他方の入力に第2の水平周
期信号を加えるようにするとともに、第2の水平周期信
号の位相と振幅を制御する位相回路、振幅回路を設けた
ことを特徴とする。
Means for Solving the Problems In order to achieve this object, the audio multiplex signal processing device of the present invention includes an adder provided on the input side of a circuit for reproducing a carrier wave, and an adder for inputting a first horizontal periodic signal. a circuit that generates a second horizontal periodic signal as a second horizontal periodic signal, and adds a pilot signal to one input of the adder and a second horizontal periodic signal to the other input; A feature is that a phase circuit and an amplitude circuit are provided to control the phase and amplitude of a signal.

作用 この構成によって、パイロット信号検出回路に入ってく
るフライバックパルスの妨害信号と逆相である第2の水
平周期信号を第1の水平周期信号から作成し、第2の水
平周期信号の位相と振幅を制御することにより妨害信号
を打消すことができるものである。
Operation With this configuration, a second horizontal periodic signal having an opposite phase to the flyback pulse interference signal entering the pilot signal detection circuit is created from the first horizontal periodic signal, and the phase of the second horizontal periodic signal is Interfering signals can be canceled by controlling the amplitude.

実施例 以下、本発明の一実施例について、図面を参照しながら
説明する。第1図は本発明の一実施例における米国方式
の音声多重信号処理装置の中の搬送波再生回路を示すも
のである。
EXAMPLE Hereinafter, an example of the present invention will be described with reference to the drawings. FIG. 1 shows a carrier wave regeneration circuit in an American type audio multiplex signal processing apparatus according to an embodiment of the present invention.

第1図において、1はLPF、7はDSB復調器、8は
PLL回路で第3図の位相比較器2、ル−プフィルター
ター3、vco4、分周器5,6からなるPLLと同じ
ものである。9はLPFlとPLL8との間に挿入され
た加算器、10は振幅回路、11は第2の水平周期信号
発生回路、12は位相回路である。フライバックパルス
を位相回路12に加え、さらに第2の水平周期信号発生
回路11、振幅回路1oを通して加算器9の一方の入力
信号として加えている。
In Fig. 1, 1 is an LPF, 7 is a DSB demodulator, and 8 is a PLL circuit, which is the same as the PLL circuit shown in Fig. 3, which consists of phase comparator 2, loop filter 3, VCO 4, and frequency dividers 5 and 6. It is. 9 is an adder inserted between LPFl and PLL 8, 10 is an amplitude circuit, 11 is a second horizontal periodic signal generation circuit, and 12 is a phase circuit. The flyback pulse is applied to the phase circuit 12, and is further applied as one input signal to the adder 9 through the second horizontal periodic signal generation circuit 11 and the amplitude circuit 1o.

以上のように構成された音声多重信号処理装置について
、以下その動作について説明する。
The operation of the audio multiplex signal processing apparatus configured as described above will be described below.

まず、LPFl、DSB復調器7、PLL回路8の動作
は第2図に示した従来例と同じものである。
First, the operations of LPF1, DSB demodulator 7, and PLL circuit 8 are the same as in the conventional example shown in FIG.

次に、位相回路12の入力には第1の水平周期信号とし
てフライバックパルスが入力され、位相調整された後、
水平周期信号発生回路11に加えられる。そして水平周
期信号発生回路11は音声多重信号の中の妨害信号とほ
ぼ同じ波形の第2の水平周期信号を発生させ、振幅回路
10で振幅調整された後、PLL回路8の入力側に置か
れた加算器9の一方の入力に加えられる。加算器9のも
う−力の入力には音声多重信号が入力されでいる。
Next, a flyback pulse is input as a first horizontal periodic signal to the input of the phase circuit 12, and after phase adjustment,
It is added to the horizontal periodic signal generation circuit 11. Then, the horizontal periodic signal generation circuit 11 generates a second horizontal periodic signal having almost the same waveform as the interference signal in the audio multiplex signal, and after the amplitude is adjusted by the amplitude circuit 10, it is placed on the input side of the PLL circuit 8. is added to one input of adder 9. An audio multiplex signal is input to the other input of the adder 9.

以上のように、本実施例によれば、音声多重信号の中に
含れる妨害信号とほぼ同じ波形の第2の水平周期信号を
第1の水平周期信号であるフライバックパルスよシ発生
させ、第2の水平周期信号の位相J二振幅を調整し音声
多重信号に加えること番でより、音声多重信号の中に含
れる妨害信号を打消すことができる。
As described above, according to this embodiment, a second horizontal periodic signal having almost the same waveform as the interference signal included in the audio multiplex signal is generated in addition to the flyback pulse that is the first horizontal periodic signal, By adjusting the phase J2 amplitude of the second horizontal periodic signal and adding it to the audio multiplex signal, it is possible to cancel the interfering signal contained in the audio multiplex signal.

なお、本実施例では加算器9をPLL回路8の入力側に
置いたが、LPFlの入力側でもよい。
In this embodiment, the adder 9 is placed on the input side of the PLL circuit 8, but it may be placed on the input side of the LPF1.

また振幅回路10、水平周期信号発生回路1′1、位相
回路12は直列に接続されているので、各々の順序は入
替えてもよい。まだ第1の水平周期信号としてのフライ
バックパルスはこのフライバンクパルスと同期していれ
ば他の水平周期信号でもよい。
Further, since the amplitude circuit 10, the horizontal periodic signal generation circuit 1'1, and the phase circuit 12 are connected in series, their order may be changed. The flyback pulse as the first horizontal periodic signal may be any other horizontal periodic signal as long as it is synchronized with this flybank pulse.

発明の効果 以上のように、本発明によれば、加算器と第2の水平周
期信号発生回路と第2の水平周期信号の位相と振幅を調
整する位相回路、振幅回路により、音声多重信号の中に
呂れる妨害信号を取り除くことができ、その実用効果は
大なるも、うがある。
Effects of the Invention As described above, according to the present invention, the adder, the second horizontal periodic signal generation circuit, the phase circuit and the amplitude circuit that adjust the phase and amplitude of the second horizontal periodic signal are used to generate the audio multiplexed signal. It can remove interfering signals, and its practical effects are great.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の−・実施例におりる音声多重信号処理
装置の搬送波再生回路の構成ブロック図、第2図は従来
例の音声多重信号処理装置の搬送波再生回路の構成ブロ
ック図、第3図は音声多重信号のスペクトラム図である
。 1・・・・・・LPF、2・・・・・・位相比較器、3
・・・・・・ループフィルター、4・・・・・VC:O
ls・旧・・分周器、6・・・・・・分周器、T・・・
・・・DSB復調器、8・・・・・・PLL回路、9・
・・・・・加算器、10・・・・・振幅回路、11・・
・・・・水平周期信号発生回路、12・・・・・・位相
回路。 代理人の氏名 弁理士 中 尾 敏 男 ほか1名第1
図 第2図 出力 第 3rl!J
FIG. 1 is a block diagram of the configuration of a carrier recovery circuit of an audio multiplex signal processing device according to an embodiment of the present invention, and FIG. 2 is a block diagram of the configuration of a carrier recovery circuit of a conventional audio multiplex signal processing device. FIG. 3 is a spectrum diagram of an audio multiplex signal. 1...LPF, 2...Phase comparator, 3
......Loop filter, 4...VC:O
ls・Old...Frequency divider, 6...Frequency divider, T...
...DSB demodulator, 8...PLL circuit, 9.
...Adder, 10...Amplitude circuit, 11...
...Horizontal periodic signal generation circuit, 12...Phase circuit. Name of agent: Patent attorney Toshio Nakao and 1 other person 1st
Figure 2 Output 3rd rl! J

Claims (1)

【特許請求の範囲】[Claims] 音声多重信号から搬送波を再生する回路の入力部に加算
器を設け、この加算器の一方の入力にパイロット信号も
しくはパイロット信号を含む音声多重信号を加え、もう
一方の入力に、第1の水平周期信号により位相同期され
た第2の水平周期信号を加え、第2の水平周期信号の位
相と振幅を調整することにより、パイロット信号の中に
含まれる水平周期の妨害信号を打消す調整手段を設けた
音声多重信号処理装置。
An adder is provided at the input section of a circuit that reproduces a carrier wave from an audio multiplexed signal, a pilot signal or an audio multiplexed signal containing a pilot signal is added to one input of the adder, and the first horizontal period is added to the other input of the adder. Adjustment means is provided for canceling the horizontal period interference signal contained in the pilot signal by adding a second horizontal period signal whose phase is synchronized with the signal and adjusting the phase and amplitude of the second horizontal period signal. Audio multiplex signal processing device.
JP61107015A 1986-05-09 1986-05-09 Sound multiplex signal processor Pending JPS62263784A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61107015A JPS62263784A (en) 1986-05-09 1986-05-09 Sound multiplex signal processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61107015A JPS62263784A (en) 1986-05-09 1986-05-09 Sound multiplex signal processor

Publications (1)

Publication Number Publication Date
JPS62263784A true JPS62263784A (en) 1987-11-16

Family

ID=14448343

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61107015A Pending JPS62263784A (en) 1986-05-09 1986-05-09 Sound multiplex signal processor

Country Status (1)

Country Link
JP (1) JPS62263784A (en)

Similar Documents

Publication Publication Date Title
JPH04234225A (en) Digital phase-locked loop
JPS6051312B2 (en) Horizontal scanning frequency multiplier circuit
US5579351A (en) Jitter suppression circuit
JPH04207883A (en) Clock synchronizing system
US4468687A (en) Television synchronizing signal reproducing apparatus
JPS62263784A (en) Sound multiplex signal processor
JP2503546B2 (en) Low frequency converter for carrier color signal
JP2647876B2 (en) Standard frequency generation circuit
JPS60134525A (en) Synchronizing signal circuit
JPS57118444A (en) Processor of transmitted signal
JPH0576049A (en) Clock reproducer
JPH07107494A (en) Audio sampling clock generator
JPS63139438A (en) Clock generating circuit
JPS61189093A (en) Synchronous circuit
JPS62268274A (en) Horizontal synchronism reproducing circuit
JPS594275A (en) Line tuning circuit
JPS62271522A (en) Clock extracting circuit
JPH0550181B2 (en)
JPS5852378B2 (en) fm stereo receiver
JPH0630295A (en) Synchronizing circuit for video signal
JPH05244212A (en) Demodulator
JPH0362681A (en) Video signal clamp circuit
JPH098787A (en) Clock reproducing device
JPH02301223A (en) Pll circuit
JPH03177182A (en) Clock generator