JPS6226112B2 - - Google Patents
Info
- Publication number
- JPS6226112B2 JPS6226112B2 JP22362682A JP22362682A JPS6226112B2 JP S6226112 B2 JPS6226112 B2 JP S6226112B2 JP 22362682 A JP22362682 A JP 22362682A JP 22362682 A JP22362682 A JP 22362682A JP S6226112 B2 JPS6226112 B2 JP S6226112B2
- Authority
- JP
- Japan
- Prior art keywords
- bank register
- bank
- data
- selection signal
- selector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000013500 data storage Methods 0.000 claims description 10
- 238000010586 diagram Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 4
- 101150065817 ROM2 gene Proteins 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22362682A JPS59112477A (ja) | 1982-12-18 | 1982-12-18 | デ−タ記憶装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22362682A JPS59112477A (ja) | 1982-12-18 | 1982-12-18 | デ−タ記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59112477A JPS59112477A (ja) | 1984-06-28 |
JPS6226112B2 true JPS6226112B2 (US06252093-20010626-C00008.png) | 1987-06-06 |
Family
ID=16801151
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP22362682A Granted JPS59112477A (ja) | 1982-12-18 | 1982-12-18 | デ−タ記憶装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59112477A (US06252093-20010626-C00008.png) |
-
1982
- 1982-12-18 JP JP22362682A patent/JPS59112477A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59112477A (ja) | 1984-06-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5093783A (en) | Microcomputer register bank accessing | |
EP0471532A2 (en) | Method for determining the size of a memory | |
US6035381A (en) | Memory device including main memory storage and distinct key storage accessed using only a row address | |
GB1468783A (en) | Memory systems | |
JP3703518B2 (ja) | 連想メモリシステム | |
GB2053535A (en) | Memory using either of 2 chip sizes | |
US4744053A (en) | ROM with mask programmable page configuration | |
US6587373B2 (en) | Multilevel cell memory architecture | |
JPS5850693A (ja) | メモリシステムのメモリアクセス方法 | |
JPS6226112B2 (US06252093-20010626-C00008.png) | ||
US6742077B1 (en) | System for accessing a memory comprising interleaved memory modules having different capacities | |
JPH04369750A (ja) | 半導体メモリシステム | |
JPH0227759B2 (US06252093-20010626-C00008.png) | ||
JP2874230B2 (ja) | マイクロコンピュータのメモリアドレッシング方式 | |
US7167942B1 (en) | Dynamic random access memory controller | |
JPS6097454A (ja) | デ−タ処理装置 | |
JPH0527193B2 (US06252093-20010626-C00008.png) | ||
JP3449749B2 (ja) | 情報処理装置 | |
JPS6045505B2 (ja) | 連想メモリ装置 | |
JPH0120511B2 (US06252093-20010626-C00008.png) | ||
JPH0520173A (ja) | キヤツシユメモリ回路 | |
JPS586970B2 (ja) | Romアドレスのシ−ケンス制御方式 | |
JPS6211753B2 (US06252093-20010626-C00008.png) | ||
JPS6035690B2 (ja) | アドレス拡張方式 | |
JPS5621261A (en) | Processing system for memory unit read/write |