JPS62243039A - Processor state monitoring system for decentralized control type switchboard - Google Patents

Processor state monitoring system for decentralized control type switchboard

Info

Publication number
JPS62243039A
JPS62243039A JP61086894A JP8689486A JPS62243039A JP S62243039 A JPS62243039 A JP S62243039A JP 61086894 A JP61086894 A JP 61086894A JP 8689486 A JP8689486 A JP 8689486A JP S62243039 A JPS62243039 A JP S62243039A
Authority
JP
Japan
Prior art keywords
signal
processor
ncp
sends
received
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP61086894A
Other languages
Japanese (ja)
Inventor
Katsuhiro Suzuki
勝博 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Engineering Ltd
Original Assignee
NEC Engineering Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Engineering Ltd filed Critical NEC Engineering Ltd
Priority to JP61086894A priority Critical patent/JPS62243039A/en
Publication of JPS62243039A publication Critical patent/JPS62243039A/en
Pending legal-status Critical Current

Links

Landscapes

  • Hardware Redundancy (AREA)
  • Debugging And Monitoring (AREA)
  • Multi Processors (AREA)
  • Exchange Systems With Centralized Control (AREA)

Abstract

PURPOSE:To reduce a burden of a monitor by constituting the monitor so that a state inquiry signal is fed successively between each of plural processors through a specific processor, and an abnormality is decided by a response signal from teach processor. CONSTITUTION:From a monitor NCP, a state inquiry signal AA is outputted to a specific processor PNQ. When the signal AS is received, the PNQ outputs a signal BB to the NCP, and also, sends the signal AA to a processor PN1. When the signal AA is received, the PN1 sends the signal BB to the NCP, and also, sends the signal AA to a processor PN2. When the signal AA is received, the PN2 sends the signal BB to the NCP, and also, sends the signal AA to a processor PN3. When the signal AA is received, the PN3 sends the signal BB to the NCP, and also, sends the signal AA to the PNQ, and said operation is repeated. The NCP monitors the time for receiving the signal BB, and when the signal BB cannot be received even after a prescribed time has elapsed, or when other signal than the signal BB has been received, the NCP decides that the processor to which the signal BB is not sent back is abnormal.

Description

【発明の詳細な説明】 [産業上の利用分野] 本発明は、複数のプロセッサが信号バスを介してデータ
の送受信を行うことによって交換処理を実行する分散制
御式交換機のプロセッサ状態監視方式に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a processor status monitoring method for a distributed control switching system in which a plurality of processors execute switching processing by transmitting and receiving data via a signal bus.

[従来の技術] 従来、この種のプロセッサ状態監視方式は、システム全
体の状態を監視する1つの監視装置が、個々のプロセッ
サに対しあらかじめきめられた順序に従って周期的に会
話を行う動作を繰り返し、応答信号に異常が発見され、
又は応答信号がない時に監視装置はそのプロセッサに異
常が発生したことを発見していた。
[Prior Art] Conventionally, in this type of processor status monitoring method, one monitoring device that monitors the status of the entire system repeatedly talks to each processor periodically in a predetermined order. An abnormality was discovered in the response signal,
Or, when there is no response signal, the monitoring device has discovered that an abnormality has occurred in the processor.

[発明が解決しようとする問題点] 上述した従来のプロセッサ状態監視方式では、監視装置
が各々のプロセッサと順々に会話をしていくため、監視
装置は個々のプロセッサに対し、常に状態間合せ信号を
発信しなければならず、監視装置の負担が大きくなると
いう欠点がある。
[Problems to be Solved by the Invention] In the conventional processor status monitoring method described above, the monitoring device talks to each processor in turn, so the monitoring device constantly monitors the status of each processor. This method has the disadvantage that a signal must be transmitted, which increases the burden on the monitoring device.

本発明の目的は監視装置の負担を軽減しうるプロセラi
す状態監視方式を提供することにある。
The purpose of the present invention is to reduce the burden on monitoring equipment by using
The purpose of the present invention is to provide a state monitoring method for

[問題点を解決するための手段] 本発明は信号バスを介して複数のプロセッサを接続し、
データの送受信を行なうことによって交換処理を実行し
、各々のプロセラ丈と監視装置との間で周期的に会話を
行なうことによって各々のプロセッサの異常を検出する
機能を有する分散制御式交換機において、監視装置から
状態間合せ信号を特定のプロセッサ゛に送信し、以後こ
の状態間合せ信号をプロセッサ相互間で順送りに送信さ
せ、状態間合せ信号を受信したプロセッサの各々が発す
る応答信号を監視装置で受信し、該監視装置で各プロセ
ッサの異常を判断さ「ることを特徴とする分散制御式交
換機のプロセッサ状態監視方式である。
[Means for solving the problem] The present invention connects a plurality of processors via a signal bus,
In a distributed control exchange that has the function of executing exchange processing by sending and receiving data, and detecting abnormalities in each processor by periodically communicating between each processor and the monitoring device, monitoring A state adjustment signal is transmitted from the device to a specific processor, and thereafter this state adjustment signal is transmitted sequentially among the processors, and a response signal issued by each processor that has received the state adjustment signal is received by the monitoring device. This is a processor status monitoring method for a distributed control switching system, characterized in that the monitoring device determines whether there is an abnormality in each processor.

[実施例] 次に本発明について図面を参照して説明する。[Example] Next, the present invention will be explained with reference to the drawings.

第1図は本発明の実施例のブ[!ツタ図である。FIG. 1 shows an embodiment of the present invention. It is an ivy diagram.

第1図において、BUSはプロセッサ間のデータの送受
信を行う信号バス、PNO−PN3は信号バスBUSを
介してデータを送受信することによって交換処理を行う
プロセッサ、NCPは信号バスBUSを介してプロセッ
サPNO−PN3を監視および制御を行う監視装置であ
る。
In FIG. 1, BUS is a signal bus that transmits and receives data between processors, PNO-PN3 is a processor that performs exchange processing by transmitting and receiving data via signal bus BUS, and NCP is a signal bus that transmits and receives data between processors. - It is a monitoring device that monitors and controls PN3.

本発明はプロセッサ相互間で信号の送受信が可能である
ことに着目したものであり、監82装置NCRから状態
間合ぜ信号を特定のプロセッサPNOに送信し、以降こ
の状態間合せ信号をプロセッサ相互間で送信させるもの
である。すなわち、第1図において監視装置NCPより
特定のプロセッサPNOに対して第2図(a)のように
8ビツトのデータ10101010の状態間合せ信号A
Aを出力する。信8AAを受信したプロセッサPNOは
監視装置NCPに第2図(b)のような応答信号8Bを
出すとともに、信号AAを次のプロセッサPNIに対し
て送出する。プロセッサPN1は信@AAを受信すると
、監視装置NCPに信号BBを出すとともにプロセッサ
PN2に信@AAを出す。信号AAを受信したプロセッ
サPN2は信号BBを監視装置NCPに出すとともにプ
ロセッサPN3に対し信号AAを発信する。信号AAを
受信したプロセッサPN3は監視装置NCPに信号BB
を発信するとともにプロセッサPNOに対し信号AAを
発信する。以上の処理をそれぞれのプロセッサが繰り返
す。監視装置NCP’は信号AAをプロセッサPNOに
対して発信した時又は信号BBを受信した時から、次の
信号BBを受信するまでの時間を監視し、一定時間以上
経過しても゛信号BBを受信できないか又は信号BB以
外の信号を受信した時にはプロセッサに異常があると判
断して、例えばプロセッサPN2に異常があれば、プロ
セッサPN2からプロセッサPN3に対して第2図(C
)にような状態間合せ信号CCを出し、各々のプロセッ
サPN2〜PN3からの信号AAを待つ。監視装置1N
cPは信号BBが返送されない又は信@BB以外の信号
を返送したプロセッサPN2が異常であることを検出す
る。
The present invention focuses on the fact that signals can be transmitted and received between processors, and the controller 82 device NCR transmits a state alignment signal to a specific processor PNO, and thereafter this state alignment signal is transmitted to and from the processors. It is used to send data between That is, in FIG. 1, the monitoring device NCP sends a state adjustment signal A of 8-bit data 10101010 to a specific processor PNO as shown in FIG. 2(a).
Output A. Processor PNO, which has received signal 8AA, issues a response signal 8B as shown in FIG. 2(b) to monitoring device NCP, and also sends signal AA to the next processor PNI. When the processor PN1 receives the signal @AA, it issues a signal BB to the monitoring device NCP and also issues a signal @AA to the processor PN2. Processor PN2, which has received signal AA, sends signal BB to monitoring device NCP and also sends signal AA to processor PN3. Processor PN3, which received signal AA, sends signal BB to monitoring device NCP.
It also sends a signal AA to the processor PNO. Each processor repeats the above process. The monitoring device NCP' monitors the time from the time when the signal AA is transmitted to the processor PNO or the time when the signal BB is received until the next signal BB is received. If the signal cannot be received or a signal other than the signal BB is received, it is determined that there is an abnormality in the processor.
) and waits for signals AA from each of the processors PN2 to PN3. Monitoring device 1N
cP detects that the processor PN2 which has not returned the signal BB or which has returned a signal other than the signal @BB is abnormal.

[発明の効果] 以上説明したように本発明は監PA装置が最初に特定の
プロセッサに対して信号を送出した以後はその信号をプ
ロセッサ相互間で送信させて各プロセッサを監視するた
め、監視装置の負担を軽減で、きる効果がある。
[Effects of the Invention] As explained above, the present invention enables the monitoring device to monitor each processor by transmitting the signal between the processors after the monitoring PA device first sends a signal to a specific processor. It has the effect of reducing the burden on people.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の実施例のブロック図、第2図(a)、
 (b)、 (c)は信号の構成を示す図である。 PNO−PNn・・・プロセッサ NCP・・・監82装置 BUS・・・信号バス
FIG. 1 is a block diagram of an embodiment of the present invention, FIG. 2(a),
(b) and (c) are diagrams showing the structure of signals. PNO-PNn...Processor NCP...Supervisor 82 device BUS...Signal bus

Claims (1)

【特許請求の範囲】[Claims] (1)信号バスを介して複数のプロセッサを接続し、デ
ータの送受信を行なうことによって交換処理を実行し、
各々のプロセッサと監視装置との間で周期的に会話を行
なうことによって各々のプロセッサの異常を検出する機
能を有する分散制御式交換機において、監視装置から状
態問合せ信号を特定のプロセッサに送信し、以後この状
態間合せ信号をプロセッサ相互間で順送りに送信させ、
状態問合せ信号を受信したプロセッサの各々が発する応
答信号を監視装置で受信し、該監視装置で各プロセッサ
の異常を判断させることを特徴とする分散制御式交換機
のプロセッサ状態監視方式。
(1) Execute exchange processing by connecting multiple processors via a signal bus and transmitting and receiving data,
In a distributed control switching system that has the function of detecting abnormalities in each processor by periodically communicating between each processor and a monitoring device, the monitoring device sends a status inquiry signal to a specific processor, and then This state adjustment signal is sent sequentially between processors,
1. A processor status monitoring method for a distributed control switching system, characterized in that a monitoring device receives a response signal issued by each processor that has received a status inquiry signal, and causes the monitoring device to determine an abnormality in each processor.
JP61086894A 1986-04-15 1986-04-15 Processor state monitoring system for decentralized control type switchboard Pending JPS62243039A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61086894A JPS62243039A (en) 1986-04-15 1986-04-15 Processor state monitoring system for decentralized control type switchboard

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61086894A JPS62243039A (en) 1986-04-15 1986-04-15 Processor state monitoring system for decentralized control type switchboard

Publications (1)

Publication Number Publication Date
JPS62243039A true JPS62243039A (en) 1987-10-23

Family

ID=13899542

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61086894A Pending JPS62243039A (en) 1986-04-15 1986-04-15 Processor state monitoring system for decentralized control type switchboard

Country Status (1)

Country Link
JP (1) JPS62243039A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0227442A (en) * 1988-07-15 1990-01-30 Nec Corp Fault detecting system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0227442A (en) * 1988-07-15 1990-01-30 Nec Corp Fault detecting system

Similar Documents

Publication Publication Date Title
JPS62243039A (en) Processor state monitoring system for decentralized control type switchboard
JPH01191252A (en) Load distributed control system
JPS59126346A (en) Polling control system
JPH01166161A (en) Mutual monitoring system for multiprocessor system
JPS6326758A (en) Packet communication equipment by dynamic polling
JPS63279693A (en) Remote supervisory system
JPH04291430A (en) Program tracing system
JPS61204757A (en) Inter-processor communication system
JPH0561820B2 (en)
JPS59216348A (en) Communication control equipment
JPH01170154A (en) Supervisory alarm information transmitting device for exchange
JPS63104544A (en) Health check system
JPS59703A (en) Sequence control system
JPS63207297A (en) Centralized monitor equipment
JPS62138946A (en) Inter-computer transmitting processor
JPS63267038A (en) Communication system
JPS62298250A (en) Transmission controller for gateway
JPH0716220B2 (en) Call status notification method
JPH04100168A (en) Multiprocessor system
JPS60177748A (en) Circuit controlling system
JPH04178099A (en) Monitor control system
JPH0256149A (en) Communication processor
JPS5952947A (en) Bi-directional communicating system
JP2000029805A (en) Method for inputting nc data in working machine
JPH0334697A (en) Remote monitoring method