JPS62212756A - チヤネル制御方式 - Google Patents

チヤネル制御方式

Info

Publication number
JPS62212756A
JPS62212756A JP5546886A JP5546886A JPS62212756A JP S62212756 A JPS62212756 A JP S62212756A JP 5546886 A JP5546886 A JP 5546886A JP 5546886 A JP5546886 A JP 5546886A JP S62212756 A JPS62212756 A JP S62212756A
Authority
JP
Japan
Prior art keywords
channel
control unit
individual
common control
control section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP5546886A
Other languages
English (en)
Japanese (ja)
Other versions
JPH056218B2 (enrdf_load_stackoverflow
Inventor
Kenichi Murakami
賢一 村上
Seiichi Shimizu
誠一 清水
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP5546886A priority Critical patent/JPS62212756A/ja
Publication of JPS62212756A publication Critical patent/JPS62212756A/ja
Publication of JPH056218B2 publication Critical patent/JPH056218B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP5546886A 1986-03-13 1986-03-13 チヤネル制御方式 Granted JPS62212756A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5546886A JPS62212756A (ja) 1986-03-13 1986-03-13 チヤネル制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5546886A JPS62212756A (ja) 1986-03-13 1986-03-13 チヤネル制御方式

Publications (2)

Publication Number Publication Date
JPS62212756A true JPS62212756A (ja) 1987-09-18
JPH056218B2 JPH056218B2 (enrdf_load_stackoverflow) 1993-01-26

Family

ID=12999433

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5546886A Granted JPS62212756A (ja) 1986-03-13 1986-03-13 チヤネル制御方式

Country Status (1)

Country Link
JP (1) JPS62212756A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH056218B2 (enrdf_load_stackoverflow) 1993-01-26

Similar Documents

Publication Publication Date Title
US4067059A (en) Shared direct memory access controller
KR920004291B1 (ko) 이중 연산처리장치 구비형 데이터 처리시스템
US4020471A (en) Interrupt scan and processing system for a data processing system
US3984820A (en) Apparatus for changing the interrupt level of a process executing in a data processing system
JPH0650493B2 (ja) データ処理装置
US5420989A (en) Coprocessor interface supporting I/O or memory mapped communications
US4340933A (en) Data processing system having centralized nonexistent memory address detection
JPH02230455A (ja) 外部記憶装置の割込み制御方式
US3703707A (en) Dual clock memory access control
US4740910A (en) Multiprocessor system
JPS62212756A (ja) チヤネル制御方式
US4383295A (en) Data processing system having data entry backspace character apparatus
KR900005284B1 (ko) 마이크로 컴퓨터
US3729716A (en) Input/output channel
JPS6146552A (ja) 情報処理装置
JPS5819094B2 (ja) 優先ベクトル割込み装置
JP2785855B2 (ja) 情報処理装置
JPS6143369A (ja) マルチプロセツサシステム
JPH0432952A (ja) 割込み制御装置
JP2883091B2 (ja) マルチプロセッサーシステム
JPH0425581B2 (enrdf_load_stackoverflow)
JPS62247443A (ja) チヤネル制御方式
JPS63201822A (ja) データ処理システム
JPH0516613B2 (enrdf_load_stackoverflow)
JPH0375909B2 (enrdf_load_stackoverflow)