JPS62181494A - Manufacture of thick film integrated circuit - Google Patents

Manufacture of thick film integrated circuit

Info

Publication number
JPS62181494A
JPS62181494A JP2289186A JP2289186A JPS62181494A JP S62181494 A JPS62181494 A JP S62181494A JP 2289186 A JP2289186 A JP 2289186A JP 2289186 A JP2289186 A JP 2289186A JP S62181494 A JPS62181494 A JP S62181494A
Authority
JP
Japan
Prior art keywords
solder
thick film
screen printing
film substrate
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2289186A
Other languages
Japanese (ja)
Inventor
平川 明夫
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP2289186A priority Critical patent/JPS62181494A/en
Publication of JPS62181494A publication Critical patent/JPS62181494A/en
Pending legal-status Critical Current

Links

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 (産業上の利用分野) 本発明は、厚膜集積回路の製法に関し、詳しくはハンダ
印刷用厚膜スクリーンを用いた厚膜集積回路の製造方法
に関するものである。
DETAILED DESCRIPTION OF THE INVENTION (Field of Industrial Application) The present invention relates to a method for manufacturing a thick film integrated circuit, and more particularly to a method for manufacturing a thick film integrated circuit using a thick film screen for solder printing.

(従来の技術) 第3図(、)〜(C)は、従来の厚膜集積回路の製造方
法金示す工程断面図、第4図は第3図(、)で示したマ
スクの平面斜視図である。
(Prior art) Figures 3 (,) to (C) are process cross-sectional views showing a conventional thick film integrated circuit manufacturing method, and Figure 4 is a perspective plan view of the mask shown in Figure 3 (,). It is.

第3図(a)及び第4図に於いて、20はハンダスクリ
ーン印刷用マスクであって、電極の大きさに見合った大
きな窓21と小さな窓22を有してお9、これらの窓2
7.22の位置は第3図(b)で示された厚膜基板23
の電極形成予定部位21a 。
In FIGS. 3(a) and 4, 20 is a mask for solder screen printing, which has a large window 21 and a small window 22 corresponding to the size of the electrode 9.
7. The position of 22 is the thick film substrate 23 shown in FIG. 3(b).
The electrode formation planned site 21a.

22aと対応ずけられる。次に第3図(b)に示すよう
にハンダスクリーン印刷用マスク2θと厚膜基板23を
図示しない位置合わせ手段により重ね合わせ、公知のス
クリーン印刷法によシハンダ<−ストを印刷すると第3
図(c)に示すようにハンダ4−ストが厚膜基板23の
所定部位に転写され、電極24 a + 24 bが形
成される。
22a. Next, as shown in FIG. 3(b), the solder screen printing mask 2θ and the thick film substrate 23 are overlapped by a positioning means (not shown), and a solder <-st is printed by a known screen printing method.
As shown in Figure (c), the solder paste is transferred to a predetermined portion of the thick film substrate 23, forming electrodes 24a+24b.

ハンダ量の多い電極24aと少ない電極24bのハンダ
量のコントロールハ、ハンダスクリーン印刷用マスク2
θの厚さ及び窓21.22の寸法の調整により搭載部品
電極に対して適正ハンダ量を供給することができる。
Control of the amount of solder between the electrode 24a with a large amount of solder and the electrode 24b with a small amount of solder, Mask 2 for solder screen printing
By adjusting the thickness of θ and the dimensions of the windows 21 and 22, an appropriate amount of solder can be supplied to the mounted component electrodes.

(発明が解決しようとする問題点) しかしながら、上記製造方法では搭載゛部品のチップ化
が進むにつれ同一基板上にチップ部品、その他モールド
部品を搭載する場合、部品体積、電極形状に大きな差が
あると、両者に対し適正ハンダ量のコントロールが出来
ないという問題があった。特にバング電極の高さでその
量を異ならせる場合は不適である。
(Problem to be solved by the invention) However, with the above manufacturing method, as the number of mounted components increases, there is a large difference in component volume and electrode shape when chip components and other molded components are mounted on the same substrate. However, there was a problem in that it was not possible to control the appropriate amount of solder for both. In particular, it is inappropriate to vary the amount depending on the height of the bang electrode.

この発明は、以上述べた、同一基板上にチップ部品、モ
ールド部品などの部品体積、電極形状の大きく異なる部
品を搭載する場合に適正ハンダ量を印刷、供給する事に
より、ハンダ接続の信頼性の向上を目的とする。
The present invention improves the reliability of solder connections by printing and supplying an appropriate amount of solder when mounting components such as chip components and molded components with greatly different component volumes and electrode shapes on the same board. The purpose is to improve.

(問題点を解決するだめの手段) この発明は前記問題点を解決するために、厚膜集積回路
基板に対するパン!電極形成において、同一基板上に犬
さく異なるハンダ量を供給するに際し、まず実1の実施
例では第1ハンダスクIJ−ン印刷用マスクにより、前
記基板主面上に微少ハンダ量のバング電極と比較的多量
のハンダ量の・ぐンゾ電極を形成し、更に第1ハングス
クリーン印刷用マスク上に大きな窓を有する第2ハンダ
ス゛クリーン印刷用マスクを積み重ね合わせ再度印刷す
ることにより前記バンプ電極上にハンダが追加され、よ
り一層多量のハンダ量のバング電極を形成するものであ
る。
(Means for Solving the Problems) In order to solve the above-mentioned problems, the present invention aims to improve the performance of thick film integrated circuit boards. In electrode formation, when supplying very different amounts of solder onto the same substrate, in the first embodiment, a first solder IJ-printing mask is used to apply a small amount of solder onto the main surface of the substrate for comparison with a bang electrode. A gunzo electrode with a large amount of solder is formed, and a second hang screen printing mask having a large window is stacked on top of the first hang screen printing mask and printed again to form a solder electrode on the bump electrode. Solder is added to form a bang electrode with an even larger amount of solder.

また第2の実施例では、第1ハンダスクリーン印刷用マ
スクによシ、前記基板主面上に微少ハンダ量のバンプ電
極を形成し、次に前記微少ハンダ量のバンプ電極と接触
しない程度の窪みを有する第3ハンダスクリーン印刷用
マスクにより、前記主表面の他の表面部分に多量のハン
ダ量のバング電極を形成するものである。
Further, in the second embodiment, a bump electrode with a minute amount of solder is formed on the main surface of the substrate using a first solder screen printing mask, and then a recess is formed to the extent that it does not come into contact with the bump electrode with a minute amount of solder. A bang electrode with a large amount of solder is formed on the other surface portion of the main surface using a third solder screen printing mask having a third solder screen printing mask.

(作用) 本発明によれば以上のように、複数のスクIJ−ンを用
い印刷を分割して行うこと、まだ第1印刷部に接角虫し
ない様なハーフエツチング構造ノ窪ミを有するスクリー
ンを用いるようにしたので、何個の部品に対応した適正
ハンダ量を供給することができる。したがって、前記問
題点を除去出来るのである。
(Function) According to the present invention, as described above, printing is performed in parts using a plurality of screen IJs, and the screen has a half-etched structure depression that prevents etching from entering the first printing part. Since this is used, it is possible to supply an appropriate amount of solder corresponding to the number of parts. Therefore, the above-mentioned problem can be eliminated.

(実施例) 以下、本発明を実施例に基づいて図面を参照しながら詳
細に説明する。第1図(a)〜(e)は本発明の第1の
実施例を説明する厚膜基板集積回路の製造方法の工程断
面図である。
(Example) Hereinafter, the present invention will be described in detail based on an example with reference to the drawings. FIGS. 1(a) to 1(e) are process cross-sectional views of a method for manufacturing a thick film substrate integrated circuit, explaining a first embodiment of the present invention.

まず第1図(a)に示すように、20は第1ハンダスク
リーン印刷用マスクであって大きな・ぐンゾ電極用の多
量の・・/ダ量を供給する大きな窓2ノと小さなバング
電極用の微少ハンダ量を供給する小さな窓22を有して
おり、これらの窓21.22の位置は第1図(b)で示
されたセラミ、りなどの絶、縁材料から成る厚膜基板2
3の電極形成予定部位21a、22aと対応ずけられる
First, as shown in FIG. 1(a), 20 is a first solder screen printing mask, which has two large windows and a small bang electrode that supply a large amount of.../da for the large gunzo electrode. It has small windows 22 for supplying a minute amount of solder, and the positions of these windows 21 and 22 are as shown in FIG. 2
This corresponds to the electrode formation sites 21a and 22a of No. 3.

次に第1図(b)に示すように、第1ハンダスクリーン
印刷用マスク20と厚膜基板23を位置合わせ手段によ
シ重ね合わせた後、公知のスクリーン印刷法によりバン
プ電極材料例えばハンダペーストを印刷する。
Next, as shown in FIG. 1(b), after the first solder screen printing mask 20 and the thick film substrate 23 are superimposed on each other by positioning means, a bump electrode material such as a solder paste is used by a known screen printing method. print.

次に第1図(c)に示すように大きなパンダ電極用の多
量のハンダ量を供給する大きな窓21′を有する第2ハ
ンダスクリーン印刷用マスク25を用意する。この窓2
1′のサイズ及び形成位置は第1のマスク2θと同じで
ある。
Next, as shown in FIG. 1(c), a second solder screen printing mask 25 having a large window 21' for supplying a large amount of solder for a large panda electrode is prepared. this window 2
The size and formation position of mask 1' are the same as those of the first mask 2θ.

次に第1図(d)に示すように小さな窓22に蓋をする
ように、また大きな窓21′の位置を大きな窓2ノと対
応ずけるように第1ハンダスクリーン印刷用マスク上に
第2ハンダスクリーン印刷用マスクを積み重ね合わせた
後、ハンダペーストを再度印刷すると、第2図(e)に
示すように第1マスクにより形成された電極上にハンダ
が追加され、多量のハンダ量を供給する電極24aと微
少ハンダ量を供給する電極24bが形成される。
Next, as shown in FIG. 1(d), a second solder screen is placed on the first solder screen printing mask so as to cover the small window 22 and to match the position of the large window 21' with the large window 2. After stacking the two solder screen printing masks and printing the solder paste again, solder is added onto the electrodes formed by the first mask as shown in Figure 2(e), supplying a large amount of solder. An electrode 24a for supplying a small amount of solder and an electrode 24b for supplying a small amount of solder are formed.

次に第2の実施例を第2図(f)〜(k)の工程断面図
を用いて説明する。
Next, a second embodiment will be described using process cross-sectional views shown in FIGS. 2(f) to 2(k).

まず第2図(f)に示すように、30は第1ハンダスク
リーン印刷用マスク(例えば厚さ50μ程度)であって
少なくとも小さなバング電極用の微少ハンダ量を供給す
る小さな窓22を有しておシ、この窓22の位置は第1
図(g)で示した厚膜基板23の電極形成予定部位22
aと対応ずけられる。
First, as shown in FIG. 2(f), 30 is a first solder screen printing mask (for example, about 50 μm in thickness), which has a small window 22 that supplies at least a minute amount of solder for a small bang electrode. Oh, this window 22 is in the first position.
Electrode formation site 22 of thick film substrate 23 shown in Figure (g)
It corresponds to a.

次に第2図(g)に示すように、第1ハンダスクリーン
印刷用マスク30と厚膜基板23を位置合わせ手段によ
シ重ね合わせた後、公知のスクリーン印刷法により、ハ
ンダペーストを印刷すると第2図(h)に示すようにハ
ンダペーストが厚膜基板23の所定部位に転写され、微
少ハンダ量の電極24bが形成される。
Next, as shown in FIG. 2(g), after the first solder screen printing mask 30 and the thick film substrate 23 are overlaid by alignment means, solder paste is printed by a known screen printing method. As shown in FIG. 2(h), the solder paste is transferred to a predetermined portion of the thick film substrate 23, and an electrode 24b with a minute amount of solder is formed.

次に第2図(1)に示すように、大きなバング電極用の
多量のハンダ量を供給する大きな窓21と、厚膜基板2
3に形成された電極24bに接触しない程度、下面側が
削られた窪み26を有する第3ハンダスクリーン印刷用
マスク35(例えば厚さ150μ〜200μ程度)を用
意する。大きな窓2ノと窪み26のそれぞれの位置は第
2図(j)で示された厚膜基板23の電極形成予定部位
21a、電極形成部位24bと対応ずけられる。
Next, as shown in FIG. 2 (1), a large window 21 that supplies a large amount of solder for a large bang electrode, and a thick film substrate 2
A third solder screen printing mask 35 (for example, about 150 μm to 200 μm thick) is prepared, which has a recess 26 whose lower surface side is cut to such an extent that it does not contact the electrode 24b formed in the third solder screen printing mask 35 . The respective positions of the large window 2 and the depression 26 correspond to the electrode formation site 21a and the electrode formation site 24b of the thick film substrate 23 shown in FIG. 2(j).

次にU)に示すように、第3ハンダスクリーン印刷用マ
スク35と厚膜基板23を位置合わせ手段により重ね合
わせた後、ハンダペーストを印刷すると、第2図(k)
に示すようにハンダペーストが厚膜基板23の所定部位
に転写され多量のハンダ量の電極24aが形成される。
Next, as shown in U), after the third solder screen printing mask 35 and the thick film substrate 23 are overlapped by the alignment means, solder paste is printed, as shown in FIG. 2(k).
As shown in FIG. 2, the solder paste is transferred to a predetermined portion of the thick film substrate 23 to form an electrode 24a with a large amount of solder.

(発明の効果) 以上詳細に説明したように本発明によれば、チップ化が
進み、同一厚膜基板上にチップ部品と他モールド部品が
搭載される場合に電極に対する適正ハンダ量が大きく異
なっても、複数の印刷用マスクを用い且つ第1スクリー
ンマスク上に第2スクリーンマスクを積み重ね合わせ印
刷を分割して行うこと、また第3スクリーンマスクが第
1スクリーンマスクによって形成された微少ハンダ量の
バンプ電極印刷部に接触しない様なハーフエツチング構
造の窪みを有するスクリーンを用いることによシ、個々
の部品に対応した適正ハンダ量を供給することができる
(Effects of the Invention) As explained in detail above, according to the present invention, as chipping progresses, when chip components and other molded components are mounted on the same thick film substrate, the appropriate amount of solder for the electrodes will differ greatly. Also, a plurality of printing masks are used, the second screen mask is stacked on top of the first screen mask, and the printing is performed separately, and the third screen mask is used to remove bumps with a small amount of solder formed by the first screen mask. By using a screen having a half-etched recess that does not come into contact with the printed electrode portion, it is possible to supply an appropriate amount of solder to each individual component.

よって、ハンダ接続の信頼性の向上が計れる。Therefore, the reliability of solder connection can be improved.

【図面の簡単な説明】[Brief explanation of drawings]

第1図(a)〜(e)は本発明の第1の実施例を説明す
る厚膜集積回路の製造方法の工程断面図、第2図(f)
〜(k)は本発明の第2の実施例を説明する厚膜集積回
路の製造方法の工程断面図、第3図(a)〜(c)は従
来の厚膜集積回路の製造方法を示す工程断面図、第4図
は第3図(、)で示したマスクの平面斜視図である。 20・・・第1ハンダスクリーン印刷用マスク、2I・
・・大きな窓、21′・・・大きな窓、21a・・・電
極形成予定部位、22・・小さな窓、22a・・・電極
形成予定部位、23・・・厚膜基板、24a・・・多量
ハンダ量の電極、24b・・微少ハンダ量の電極、25
・・第2ハンダスクリーン印刷用マスク、26・・・窪
み、30・・・第1ハンダスクリーン印刷用マスク、J
 、5・・・第3ハンダスクリーン印刷用マスク。 特許出願人  沖電気工業株式会社 、掴\、t51’/I め萎へ1゜フ〔方を七イfりを
IRすにJi #60バク第1図 ノド、ブφも明偽2152のX施イチ゛1を、i入すJ
二4Lfffr 曲Σン〕第2図 ン羨じ東の厚M1ト復え算」責回■各憫ニオuIT市I
A第3図 第3m+O)7.−ホLは又7の乎は午イ免圓第4図
1(a) to 1(e) are process cross-sectional views of a method for manufacturing a thick film integrated circuit explaining the first embodiment of the present invention, and FIG. 2(f)
-(k) are process cross-sectional views of a method for manufacturing a thick film integrated circuit explaining a second embodiment of the present invention, and FIGS. 3(a) to (c) show a conventional method for manufacturing a thick film integrated circuit. 4 is a plan perspective view of the mask shown in FIG. 3 (,). 20... First solder screen printing mask, 2I.
...Large window, 21'...Large window, 21a...Electrode formation planned site, 22...Small window, 22a...Electrode formation planned site, 23...Thick film substrate, 24a...Large quantity Electrode with a small amount of solder, 24b... Electrode with a small amount of solder, 25
...Mask for second solder screen printing, 26...Indentation, 30...Mask for first solder screen printing, J
, 5...Third solder screen printing mask. Patent applicant: Oki Electric Industry Co., Ltd., grab \, t51'/I turn 1° to IR, Ji #60 Baku Figure 1 throat, bu φ also clear false 2152 X Insert step 1.
24 Lfffr Song Σn] Figure 2 Nen Envy East Thickness M1 To Recalculation” Reply ■Each Pity Nio UIT City I
AFigure 3 3m+O)7. - HoL is also 7 and 乎 is no Imenen Figure 4

Claims (2)

【特許請求の範囲】[Claims] (1)厚膜集積回路基板上にハンダ量の異なるバンプ電
極を形成する厚膜集積回路の製造方法において、 a 微少ハンダ量を供給する小さな窓と、多量のハンダ
量を供給する大きな窓を有する第1ハンダスクリーン印
刷用マスクを準備する工程と、 b 前記第1ハンダスクリーン印刷用マスクと、厚膜基
板のバンプ電極形成予定部位とを位置合わせする工程と
、 c スクリーン印刷法によりハンダペーストを前記厚膜
基板に転写する工程と、 d 多量のバンプ電極を供給する大きな窓を有する第2
ハンダスクリーン印刷用マスクを準備する工程と、 e 前記第1ハンダスクリーン印刷用マスクの大きな窓
と、前記第2ハンダスクリーン印刷用マスクの大きな窓
を位置合わせする工程と、 f スクリーン印刷法により、ハンダペーストを前記厚
膜基板に再度転写し、多量のハンダ量を供給する電極と
、微少ハンダ量を供給する電極を形成する工程を含むこ
とを特徴とする厚膜基板集積回路の製造方法。
(1) A method for manufacturing a thick film integrated circuit in which bump electrodes with different amounts of solder are formed on a thick film integrated circuit board, including: a) having a small window for supplying a small amount of solder and a large window for supplying a large amount of solder; a step of preparing a first solder screen printing mask; b aligning the first solder screen printing mask with a portion of the thick film substrate where bump electrodes are to be formed; c applying the solder paste to the above by screen printing method. a step of transferring to a thick film substrate; d) a second layer having a large window to supply a large amount of bump electrodes;
a step of preparing a solder screen printing mask; e. aligning a large window of the first solder screen printing mask with a large window of the second solder screen printing mask; A method for manufacturing a thick film substrate integrated circuit, comprising the step of transferring paste again to the thick film substrate to form electrodes for supplying a large amount of solder and electrodes for supplying a minute amount of solder.
(2)厚膜集積回路基板上にハンダ量の異なるバンプ電
極を形成する厚膜基板・集積回路の製造方法において、 a 少なくとも微少ハンダ量を供給する小さな窓を有す
る第1ハンダスクリーン印刷用マスクを準備する工程と
、 b 前記第1ハンダスクリーン印刷用マスクと厚膜基板
のバンプ電極形成予定部位とを位置合わせする工程と、 c スクリーン印刷法によりハンダペーストを前記厚膜
基板に転写し、微少ハンダ量の電極を形成する工程と、 d 多量ハンダ量を供給する大きな窓と、前記(c)工
程で形成された微少ハンダ量の電極に形成しない程度の
窪みを有する第3ハンダスクリーン印刷用マスクを準備
する工程と、 e 前記第3ハンダスクリーン印刷用マスクと、前記厚
膜基板のバンプ電極形成予定部位とを位置合わせする工
程と、 f スクリーン印刷法により、ハンダペーストを厚膜基
板に転写し、多量のハンダ量の電極を形成する工程を含
むことを特徴とする厚膜基板集積回路の製造方法。
(2) In a method for manufacturing a thick film substrate/integrated circuit in which bump electrodes with different amounts of solder are formed on a thick film integrated circuit board, a first solder screen printing mask having a small window for supplying at least a minute amount of solder is provided. (b) Aligning the first solder screen printing mask with a portion of the thick film substrate where bump electrodes are to be formed; (c) Transferring solder paste to the thick film substrate by a screen printing method to form minute solder. d. A third solder screen printing mask having a large window for supplying a large amount of solder and a recess to the extent that the electrode with a minute amount of solder formed in step (c) is not formed. a step of preparing; e a step of aligning the third solder screen printing mask with a portion of the thick film substrate where bump electrodes are to be formed; f transferring the solder paste to the thick film substrate by a screen printing method; 1. A method of manufacturing a thick film substrate integrated circuit, comprising the step of forming electrodes with a large amount of solder.
JP2289186A 1986-02-06 1986-02-06 Manufacture of thick film integrated circuit Pending JPS62181494A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2289186A JPS62181494A (en) 1986-02-06 1986-02-06 Manufacture of thick film integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2289186A JPS62181494A (en) 1986-02-06 1986-02-06 Manufacture of thick film integrated circuit

Publications (1)

Publication Number Publication Date
JPS62181494A true JPS62181494A (en) 1987-08-08

Family

ID=12095284

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2289186A Pending JPS62181494A (en) 1986-02-06 1986-02-06 Manufacture of thick film integrated circuit

Country Status (1)

Country Link
JP (1) JPS62181494A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02150031A (en) * 1988-11-30 1990-06-08 Fujitsu Ltd Method of forming solder bump
US6310780B1 (en) 1997-11-05 2001-10-30 Nec Corporation Surface mount assembly for electronic components

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02150031A (en) * 1988-11-30 1990-06-08 Fujitsu Ltd Method of forming solder bump
US6310780B1 (en) 1997-11-05 2001-10-30 Nec Corporation Surface mount assembly for electronic components

Similar Documents

Publication Publication Date Title
JPS62181494A (en) Manufacture of thick film integrated circuit
JPH07335992A (en) Interconnection board and production process thereof
JP3488826B2 (en) Multi-cavity board for wiring board
JPH05335438A (en) Leadless chip carrier
JPS5884412A (en) Laminated inductor
JP4587587B2 (en) Electronic component mounting board
JPS58135692A (en) Method of positioning printing
JP2757349B2 (en) Hybrid integrated circuit substrate and method of manufacturing hybrid integrated circuit device using the same
JP2006120738A (en) Multilayered ceramic substrate and its manufacturing method
JPH065729A (en) Aligning method for printed circuit board and semiconductor element
JP2550781B2 (en) Method for manufacturing printed wiring board
JPH02126699A (en) Manufacture of multilayer circuit board
JPH11135951A (en) Multilayer wiring board
JPS609211U (en) inductance element
JPH0216790A (en) Formation of wiring layer
JPH0673321B2 (en) Chip resistor
JPS6358996A (en) Method of forming conductor pattern of hybrid ic
JPS59195830U (en) piezoelectric vibrator
JPH039634B2 (en)
JPH06318534A (en) Chip type composite electronic component and manufacture of the same
JPH088376A (en) Single chip semiconductor electronic device
JPH01253297A (en) Manufacture of thick film circuit device
JPS6185889A (en) Thick substrate
JPS6360592A (en) Ceramic multilayer board with built-in coil
JPS59181690A (en) Method of positioning screen printing time