JPS6217774B2 - - Google Patents

Info

Publication number
JPS6217774B2
JPS6217774B2 JP54151151A JP15115179A JPS6217774B2 JP S6217774 B2 JPS6217774 B2 JP S6217774B2 JP 54151151 A JP54151151 A JP 54151151A JP 15115179 A JP15115179 A JP 15115179A JP S6217774 B2 JPS6217774 B2 JP S6217774B2
Authority
JP
Japan
Prior art keywords
output
external
logic circuits
input
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54151151A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5674753A (en
Inventor
Takashi Minamitani
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP15115179A priority Critical patent/JPS5674753A/ja
Publication of JPS5674753A publication Critical patent/JPS5674753A/ja
Publication of JPS6217774B2 publication Critical patent/JPS6217774B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
JP15115179A 1979-11-21 1979-11-21 Concurrence processing circuit Granted JPS5674753A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15115179A JPS5674753A (en) 1979-11-21 1979-11-21 Concurrence processing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15115179A JPS5674753A (en) 1979-11-21 1979-11-21 Concurrence processing circuit

Publications (2)

Publication Number Publication Date
JPS5674753A JPS5674753A (en) 1981-06-20
JPS6217774B2 true JPS6217774B2 (enrdf_load_stackoverflow) 1987-04-20

Family

ID=15512468

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15115179A Granted JPS5674753A (en) 1979-11-21 1979-11-21 Concurrence processing circuit

Country Status (1)

Country Link
JP (1) JPS5674753A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3233542A1 (de) * 1982-09-10 1984-03-15 Philips Kommunikations Industrie AG, 8500 Nürnberg Verfahren und schaltungsanordnung zur abgabe von unterbrechungs-anforderungssignalen

Also Published As

Publication number Publication date
JPS5674753A (en) 1981-06-20

Similar Documents

Publication Publication Date Title
US4633394A (en) Distributed arbitration for multiple processors
US4698753A (en) Multiprocessor interface device
US4385350A (en) Multiprocessor system having distributed priority resolution circuitry
US6557069B1 (en) Processor-memory bus architecture for supporting multiple processors
US4586128A (en) Arbitrator circuit and technique for use in a digital computing system having multiple bus controllers
US5301283A (en) Dynamic arbitration for system bus control in multiprocessor data processing system
US4933838A (en) Segmentable parallel bus for multiprocessor computer systems
EP0398696A2 (en) Servicing interrupts in a data processing system
JPS60124744A (ja) エラ−・テスト及び診断装置
GB1572972A (en) Data processing apparatus
WO1988008577A2 (en) Node for servicing interrupt request messages on a pended bus
US5255369A (en) Multiprocessor system with reflective memory data transfer device
US5148112A (en) Efficient arbiter
JPH073940B2 (ja) アービタ回路
JPS6217774B2 (enrdf_load_stackoverflow)
US4180855A (en) Direct memory access expander unit for use with a microprocessor
US3377621A (en) Electronic data processing system with time sharing of memory
EP0130471A2 (en) Interface controller for connecting multiple asynchronous buses and data processing system including such controller
Nelson et al. Design of a hardware arbiter for multi-microprocessor systems
Wilkinson Cascaded rhombic crossbar interconnection networks
JPH0562384B2 (enrdf_load_stackoverflow)
RU2665225C1 (ru) Блок обработки информации
Ayandeh et al. Application of multiple microprocessor systems to adaptive control
JPS5812612B2 (ja) 非同期信号調停器
JPS58159126A (ja) デ−タ処理システム