JPS6216590B2 - - Google Patents
Info
- Publication number
- JPS6216590B2 JPS6216590B2 JP54037409A JP3740979A JPS6216590B2 JP S6216590 B2 JPS6216590 B2 JP S6216590B2 JP 54037409 A JP54037409 A JP 54037409A JP 3740979 A JP3740979 A JP 3740979A JP S6216590 B2 JPS6216590 B2 JP S6216590B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- circuit
- synchronous
- buffer circuit
- selection signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3740979A JPS55130254A (en) | 1979-03-29 | 1979-03-29 | Synchronous character detection circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3740979A JPS55130254A (en) | 1979-03-29 | 1979-03-29 | Synchronous character detection circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55130254A JPS55130254A (en) | 1980-10-08 |
| JPS6216590B2 true JPS6216590B2 (enrdf_load_stackoverflow) | 1987-04-13 |
Family
ID=12496718
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3740979A Granted JPS55130254A (en) | 1979-03-29 | 1979-03-29 | Synchronous character detection circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS55130254A (enrdf_load_stackoverflow) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS504776U (enrdf_load_stackoverflow) * | 1973-05-09 | 1975-01-18 |
-
1979
- 1979-03-29 JP JP3740979A patent/JPS55130254A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS55130254A (en) | 1980-10-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB1581836A (en) | Cpu-i/o bus interface for a data processing system | |
| JPS6216590B2 (enrdf_load_stackoverflow) | ||
| US3806890A (en) | Associative memory including a resolver | |
| US4264984A (en) | High-speed multiplexing of keyboard data inputs | |
| US3407389A (en) | Input buffer | |
| JPH05191297A (ja) | シリアル/パラレル変換回路 | |
| JP3052848B2 (ja) | フレーム同期保護回路 | |
| JPS59214322A (ja) | 直並列変換回路 | |
| KR950013806B1 (ko) | 데이타의 직/병렬변환방법 및 장치 | |
| JP2536489B2 (ja) | 圧縮デ−タ復号化装置 | |
| JPH05315971A (ja) | シリアル−パラレル変換回路 | |
| JP2518387B2 (ja) | シリアルデ―タ伝送回路 | |
| SU696624A1 (ru) | Устройство дл контрол качества передачи телеграмм | |
| JPS612440A (ja) | 並列デ−タ伝送装置 | |
| JP3115756B2 (ja) | デマルチプレクサ回路 | |
| JPH01137728A (ja) | シリアル/パラレル変換の回路装置 | |
| CN115001480A (zh) | 一种专用顺序数据选择器、实现方法、电子设备及介质 | |
| JPS61198814A (ja) | トリガ検出回路 | |
| JPH06276248A (ja) | データフォーマット変換器 | |
| JPH07193561A (ja) | フォーマット同期処理方式及び装置 | |
| JPS6064573A (ja) | 画信号縮小方式 | |
| JPH07212245A (ja) | データ転送回路 | |
| JPH03195151A (ja) | 入力インタフェース回路 | |
| CN1004784B (zh) | 数据格式转换器 | |
| JPS58161575A (ja) | 並列直列変換回路 |