JPS62164313A - ジヨセフソンデバイス - Google Patents
ジヨセフソンデバイスInfo
- Publication number
- JPS62164313A JPS62164313A JP61005063A JP506386A JPS62164313A JP S62164313 A JPS62164313 A JP S62164313A JP 61005063 A JP61005063 A JP 61005063A JP 506386 A JP506386 A JP 506386A JP S62164313 A JPS62164313 A JP S62164313A
- Authority
- JP
- Japan
- Prior art keywords
- gate
- control input
- input
- line
- input signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000013016 damping Methods 0.000 claims abstract description 20
- 230000004907 flux Effects 0.000 abstract description 24
- 230000008878 coupling Effects 0.000 abstract description 12
- 238000010168 coupling process Methods 0.000 abstract description 12
- 238000005859 coupling reaction Methods 0.000 abstract description 12
- 230000003111 delayed effect Effects 0.000 abstract description 10
- 238000010586 diagram Methods 0.000 description 11
- 230000000694 effects Effects 0.000 description 8
- 238000000034 method Methods 0.000 description 6
- 230000005540 biological transmission Effects 0.000 description 4
- 230000007423 decrease Effects 0.000 description 4
- 230000008859 change Effects 0.000 description 3
- 230000000116 mitigating effect Effects 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 238000002955 isolation Methods 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 238000004026 adhesive bonding Methods 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 230000002085 persistent effect Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
Landscapes
- Superconductor Devices And Manufacturing Methods Thereof (AREA)
- Logic Circuits (AREA)
- Electronic Switches (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61005063A JPS62164313A (ja) | 1986-01-16 | 1986-01-16 | ジヨセフソンデバイス |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61005063A JPS62164313A (ja) | 1986-01-16 | 1986-01-16 | ジヨセフソンデバイス |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62164313A true JPS62164313A (ja) | 1987-07-21 |
JPH0418486B2 JPH0418486B2 (enrdf_load_stackoverflow) | 1992-03-27 |
Family
ID=11600935
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61005063A Granted JPS62164313A (ja) | 1986-01-16 | 1986-01-16 | ジヨセフソンデバイス |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62164313A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01187666A (ja) * | 1988-01-22 | 1989-07-27 | Agency Of Ind Science & Technol | 超電導並列処理プロセッサ |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59124778A (ja) * | 1982-12-30 | 1984-07-18 | Fujitsu Ltd | ジヨセフソン論理和回路 |
-
1986
- 1986-01-16 JP JP61005063A patent/JPS62164313A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59124778A (ja) * | 1982-12-30 | 1984-07-18 | Fujitsu Ltd | ジヨセフソン論理和回路 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01187666A (ja) * | 1988-01-22 | 1989-07-27 | Agency Of Ind Science & Technol | 超電導並列処理プロセッサ |
Also Published As
Publication number | Publication date |
---|---|
JPH0418486B2 (enrdf_load_stackoverflow) | 1992-03-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2019152243A4 (en) | Josephson polarity and logical inverter gates | |
AU2018321561B2 (en) | Two-input two-output superconducting gate | |
US5592104A (en) | Output buffer having transmission gate and isolated supply terminals | |
CA3077090C (en) | Large fan-in rql gates | |
US7038521B2 (en) | Voltage level shifting circuit with improved switching speed | |
US10084454B1 (en) | RQL majority gates, and gates, and or gates | |
US10892761B1 (en) | Inverting WPL gates with edge-triggered readout | |
KR100394561B1 (ko) | 파전파로직 | |
WO2019094161A1 (en) | Inverting phase mode logic gates | |
US6104212A (en) | Common domino circuit evaluation device | |
US4482821A (en) | Superconductive logic circuit | |
JPS62164313A (ja) | ジヨセフソンデバイス | |
JPS58108830A (ja) | ジヨセフソン論理集積回路 | |
US5121005A (en) | Programmable logic array with delayed active pull-ups on the column conductors | |
US5399923A (en) | Field programmable gate array device with antifuse overcurrent protection | |
JP3240022B2 (ja) | Fet型インタフェース回路 | |
US7142061B2 (en) | Balanced single ended to differential signal converter | |
WO1999017449A1 (fr) | Circuit supraconducteur et systeme de circuits supraconducteurs | |
JPH09312425A (ja) | 超電導論理回路 | |
Hioe et al. | A new quantum flux parametron logic gate with large input margin | |
JPS6334657B2 (enrdf_load_stackoverflow) | ||
JPS6157738B2 (enrdf_load_stackoverflow) | ||
JPH04263516A (ja) | 四接合電流注入型ジョセフソン論理ゲート | |
Teh et al. | New BSFQ circuit designs with wide margins | |
JPS61262321A (ja) | ジヨセフソン抵抗結合型否定回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |