JPS62158564U - - Google Patents
Info
- Publication number
- JPS62158564U JPS62158564U JP1986044820U JP4482086U JPS62158564U JP S62158564 U JPS62158564 U JP S62158564U JP 1986044820 U JP1986044820 U JP 1986044820U JP 4482086 U JP4482086 U JP 4482086U JP S62158564 U JPS62158564 U JP S62158564U
- Authority
- JP
- Japan
- Prior art keywords
- memory
- write
- data
- written
- set number
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Storage Device Security (AREA)
Description
第１図は本考案のメモリ書き込み禁止回路の一
実施例を示したブロツク図、第２図は第１図に示
した回路の動作波形図である。
１……メモリ、２……ＣＰＵ、３……カウンタ
、４……リセツト回路、５，６，７……ゲート。
FIG. 1 is a block diagram showing an embodiment of the memory write inhibit circuit of the present invention, and FIG. 2 is an operational waveform diagram of the circuit shown in FIG. 1. 1...Memory, 2...CPU, 3...Counter, 4...Reset circuit, 5, 6, 7...Gate.
Claims (1)
込み回数設定手段と、ＣＰＵによるメモリへのデ
ータ書き込み回数をカウントして前記設定回数に
達したことを検出する書き込み回数検出手段と、
メモリへの前記設定回数のデータ書き込みが行な
われるとこれ以上のメモリへのデータ書き込みを
ハード的に不可能とする書き込み禁止手段とを具
備したことを特徴とするメモリ書き込み禁止回路
。 write count setting means for setting the number of times data is written to the memory; write count detection means for counting the number of times data is written to the memory by the CPU and detecting when the set number of times has been reached;
1. A memory write inhibiting circuit comprising: a write inhibiting means for hardware-wise disabling further data writing to the memory after the set number of data writes to the memory have been performed.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1986044820U JPS62158564U (en) | 1986-03-28 | 1986-03-28 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1986044820U JPS62158564U (en) | 1986-03-28 | 1986-03-28 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS62158564U true JPS62158564U (en) | 1987-10-08 |
Family
ID=30862989
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1986044820U Pending JPS62158564U (en) | 1986-03-28 | 1986-03-28 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62158564U (en) |
-
1986
- 1986-03-28 JP JP1986044820U patent/JPS62158564U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS62158564U (en) | ||
| JPS5533288A (en) | Hysteresis recording control system of multi-processor system | |
| JPS55108915A (en) | Disc pack device | |
| JPH02140670U (en) | ||
| JPH0384958U (en) | ||
| JPS60166036U (en) | Preset data writing device | |
| JPH02109273U (en) | ||
| JPH0181794U (en) | ||
| JPH0482735U (en) | ||
| JPS5918763U (en) | Elevator abnormal storage device | |
| JPS58124836U (en) | System operating status measuring device | |
| JPS5911355U (en) | electronic cash register | |
| JPS59130146U (en) | memory device | |
| JPS58164042U (en) | floppy disk device | |
| JPS6296741U (en) | ||
| JPH0455646U (en) | ||
| JPS6057841U (en) | Write control circuit of magnetic disk device | |
| JPS6277467U (en) | ||
| JPS5851361U (en) | Microcomputer control circuit | |
| JPH0172653U (en) | ||
| JPS6174142U (en) | ||
| JPH0371499U (en) | ||
| JPS62161352U (en) | ||
| JPH0214149U (en) | ||
| JPS5856399U (en) | backup storage device |