JPS62134899A - 半導体記憶装置 - Google Patents
半導体記憶装置Info
- Publication number
- JPS62134899A JPS62134899A JP60275568A JP27556885A JPS62134899A JP S62134899 A JPS62134899 A JP S62134899A JP 60275568 A JP60275568 A JP 60275568A JP 27556885 A JP27556885 A JP 27556885A JP S62134899 A JPS62134899 A JP S62134899A
- Authority
- JP
- Japan
- Prior art keywords
- output
- clock signal
- redundant
- decoder
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60275568A JPS62134899A (ja) | 1985-12-06 | 1985-12-06 | 半導体記憶装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60275568A JPS62134899A (ja) | 1985-12-06 | 1985-12-06 | 半導体記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62134899A true JPS62134899A (ja) | 1987-06-17 |
| JPH048880B2 JPH048880B2 (enrdf_load_stackoverflow) | 1992-02-18 |
Family
ID=17557260
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60275568A Granted JPS62134899A (ja) | 1985-12-06 | 1985-12-06 | 半導体記憶装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62134899A (enrdf_load_stackoverflow) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6476597A (en) * | 1987-09-18 | 1989-03-22 | Hitachi Ltd | Semiconductor memory device |
| JPH0212700A (ja) * | 1988-04-01 | 1990-01-17 | Internatl Business Mach Corp <Ibm> | 半導体メモリ装置 |
| JPH0386992A (ja) * | 1989-06-06 | 1991-04-11 | Fujitsu Ltd | 半導体記憶装置 |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS563499A (en) * | 1979-06-25 | 1981-01-14 | Fujitsu Ltd | Semiconductor memory device |
-
1985
- 1985-12-06 JP JP60275568A patent/JPS62134899A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS563499A (en) * | 1979-06-25 | 1981-01-14 | Fujitsu Ltd | Semiconductor memory device |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6476597A (en) * | 1987-09-18 | 1989-03-22 | Hitachi Ltd | Semiconductor memory device |
| JPH0212700A (ja) * | 1988-04-01 | 1990-01-17 | Internatl Business Mach Corp <Ibm> | 半導体メモリ装置 |
| JPH0386992A (ja) * | 1989-06-06 | 1991-04-11 | Fujitsu Ltd | 半導体記憶装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH048880B2 (enrdf_load_stackoverflow) | 1992-02-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0293339B1 (en) | Nonvolatile memory device with a high number of cycle programming endurance | |
| US4905192A (en) | Semiconductor memory cell | |
| JPH09180477A (ja) | 不揮発性半導体メモリ装置とその読出及びプログラム方法 | |
| US5400287A (en) | Method for erasing and verifying nonvolatile semiconductor memory device | |
| EP0090332A2 (en) | Semiconductor memory device | |
| US6088292A (en) | Semiconductor memory device having a plurality of banks activated by a common timing control circuit | |
| US5719812A (en) | Semiconductor memory including bit line reset circuitry and a pulse generator having output delay time dependent on type of transition in an input signal | |
| US6249468B1 (en) | Semiconductor memory device with switching element for isolating bit lines during testing | |
| US6064623A (en) | Row decoder having global and local decoders in flash memory devices | |
| JP2689768B2 (ja) | 半導体集積回路装置 | |
| JP4646608B2 (ja) | 半導体記憶装置 | |
| JP2964982B2 (ja) | 不揮発性半導体記憶装置 | |
| JPH01198120A (ja) | デコーダ回路 | |
| US4974206A (en) | Nonvolatile semiconductor memory device having reference potential generating circuit | |
| US6111792A (en) | Non-volatile semiconductor memory device for selective cell flash erasing/programming | |
| JPS6118833B2 (enrdf_load_stackoverflow) | ||
| US6597602B2 (en) | Semiconductor memory device | |
| JPS62134899A (ja) | 半導体記憶装置 | |
| US5892711A (en) | Sector protection circuit for a flash memory device | |
| JP2773786B2 (ja) | 書き込み電圧発生回路 | |
| US5319599A (en) | Redundancy circuit for semiconductor memory device | |
| JP4593089B2 (ja) | フラッシュメモリ素子におけるトリムビット信号生成回路 | |
| US6188616B1 (en) | Semiconductor memory device having a compensating write pulse width in response to power supply voltage | |
| US7978547B2 (en) | Data I/O control signal generating circuit in a semiconductor memory apparatus | |
| US5461586A (en) | Self-timed redundancy circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| R360 | Written notification for declining of transfer of rights |
Free format text: JAPANESE INTERMEDIATE CODE: R360 |
|
| R360 | Written notification for declining of transfer of rights |
Free format text: JAPANESE INTERMEDIATE CODE: R360 |
|
| R371 | Transfer withdrawn |
Free format text: JAPANESE INTERMEDIATE CODE: R371 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| EXPY | Cancellation because of completion of term |