JPS62134763A - 3アドレス・コ−ドの指標づけ装置 - Google Patents
3アドレス・コ−ドの指標づけ装置Info
- Publication number
- JPS62134763A JPS62134763A JP25710986A JP25710986A JPS62134763A JP S62134763 A JPS62134763 A JP S62134763A JP 25710986 A JP25710986 A JP 25710986A JP 25710986 A JP25710986 A JP 25710986A JP S62134763 A JPS62134763 A JP S62134763A
- Authority
- JP
- Japan
- Prior art keywords
- index
- address
- register
- counter
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
- G06F9/355—Indexed addressing
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8053—Vector processors
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30105—Register structure
- G06F9/30109—Register structure having multiple operands in a single register
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
- G06F9/345—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes of multiple operands or results
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
- G06F9/345—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes of multiple operands or results
- G06F9/3455—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes of multiple operands or results using stride
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Complex Calculations (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US80420685A | 1985-12-02 | 1985-12-02 | |
US804206 | 1985-12-02 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62134763A true JPS62134763A (ja) | 1987-06-17 |
JPH0477346B2 JPH0477346B2 (enrdf_load_stackoverflow) | 1992-12-08 |
Family
ID=25188425
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP25710986A Granted JPS62134763A (ja) | 1985-12-02 | 1986-10-30 | 3アドレス・コ−ドの指標づけ装置 |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0227900B1 (enrdf_load_stackoverflow) |
JP (1) | JPS62134763A (enrdf_load_stackoverflow) |
DE (1) | DE3688186D1 (enrdf_load_stackoverflow) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6429932A (en) * | 1987-07-27 | 1989-01-31 | Mitsubishi Electric Corp | Address control system for signal processing |
JPH01151648A (ja) * | 1987-12-04 | 1989-06-14 | Naka Ind Ltd | フロアパネルの支持装置 |
JPH01156825A (ja) * | 1987-12-15 | 1989-06-20 | Mitsubishi Electric Corp | 信号処理用アドレス生成方式 |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE69315630T2 (de) * | 1992-07-23 | 1998-07-16 | Rockwell International Corp | Datenzugriff in einem RISC-Digitalsignalprozessor |
WO1997031310A1 (en) * | 1996-02-23 | 1997-08-28 | Advanced Micro Devices, Inc. | A microprocessor configured to execute instructions which specify increment of a source operand |
GB2352065B (en) | 1999-07-14 | 2004-03-03 | Element 14 Ltd | A memory access system |
WO2001090888A1 (en) * | 2000-05-23 | 2001-11-29 | Theis Jean Paul | A data processing system having an address generation unit with hardwired multidimensional memory indexing support |
DE60144022D1 (de) * | 2000-11-06 | 2011-03-24 | Broadcom Corp | Umkonfigurierbares verarbeitungssystem und -verfahren |
JP3659252B2 (ja) | 2003-03-28 | 2005-06-15 | セイコーエプソン株式会社 | ベクトルデータのアドレス参照方法およびベクトルプロセッサ |
GB2410097B (en) | 2004-01-13 | 2006-11-01 | Advanced Risc Mach Ltd | A data processing apparatus and method for performing data processing operations on floating point data elements |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH077385B2 (ja) * | 1983-12-23 | 1995-01-30 | 株式会社日立製作所 | データ処理装置 |
US4890220A (en) * | 1984-12-12 | 1989-12-26 | Hitachi, Ltd. | Vector processing apparatus for incrementing indices of vector operands of different length according to arithmetic operation results |
EP0731108A1 (en) * | 1995-03-10 | 1996-09-11 | Boehringer Mannheim Gmbh | Method of manufacturing a therapeutic agent for the regeneration of oligodendrocytes |
-
1986
- 1986-10-14 DE DE8686114206T patent/DE3688186D1/de not_active Expired - Lifetime
- 1986-10-14 EP EP19860114206 patent/EP0227900B1/en not_active Expired - Lifetime
- 1986-10-30 JP JP25710986A patent/JPS62134763A/ja active Granted
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6429932A (en) * | 1987-07-27 | 1989-01-31 | Mitsubishi Electric Corp | Address control system for signal processing |
JPH01151648A (ja) * | 1987-12-04 | 1989-06-14 | Naka Ind Ltd | フロアパネルの支持装置 |
JPH01156825A (ja) * | 1987-12-15 | 1989-06-20 | Mitsubishi Electric Corp | 信号処理用アドレス生成方式 |
Also Published As
Publication number | Publication date |
---|---|
EP0227900A3 (en) | 1989-08-16 |
JPH0477346B2 (enrdf_load_stackoverflow) | 1992-12-08 |
EP0227900B1 (en) | 1993-03-31 |
DE3688186D1 (de) | 1993-05-06 |
EP0227900A2 (en) | 1987-07-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3889069B2 (ja) | プログラマブルプロセッサ、前記プログラマブルプロセッサを用いてデジタル信号処理を行なうための方法およびその改良 | |
US4399507A (en) | Instruction address stack in the data memory of an instruction-pipelined processor | |
EP1019805B1 (en) | Data processing unit with digital signal processing capabilities | |
US6446190B1 (en) | Register file indexing methods and apparatus for providing indirect control of register addressing in a VLIW processor | |
US5319757A (en) | FORTH specific language microprocessor | |
US5881257A (en) | Data processing system register control | |
US4229801A (en) | Floating point processor having concurrent exponent/mantissa operation | |
JPH11154114A (ja) | 複数データ・フェッチのアーキテクチャを使ってテーブル・ルックアップを実行するためのシステムおよび方法 | |
JPH07152733A (ja) | ベクトル・データを処理するコンピュータ・システムおよび方法 | |
JPH1091443A (ja) | 情報処理回路、マイクロコンピュータ及び電子機器 | |
JPH02300983A (ja) | 中央処理装置における高速演算処理の方法 | |
JPH0374434B2 (enrdf_load_stackoverflow) | ||
JPH0371337A (ja) | マイクロプロセツサ回路 | |
JPH10187661A (ja) | コンピュータにおけるスカラ値をベクトルに記入する方法 | |
EP2302510B1 (en) | A processor and method performed by a processor for executing a matrix multipy operation using a wide operand | |
US5752273A (en) | Apparatus and method for efficiently determining addresses for misaligned data stored in memory | |
CN113924550A (zh) | 直方图运算 | |
US5854939A (en) | Eight-bit microcontroller having a risc architecture | |
JPS62134763A (ja) | 3アドレス・コ−ドの指標づけ装置 | |
US4620274A (en) | Data available indicator for an exhausted operand string | |
US4611278A (en) | Wraparound buffer for repetitive decimal numeric operations | |
JP4955149B2 (ja) | ビットfifoを有するディジタル信号プロセッサ | |
US5363322A (en) | Data processor with an integer multiplication function on a fractional multiplier | |
US4598359A (en) | Apparatus for forward or reverse reading of multiple variable length operands | |
US4608633A (en) | Method for decreasing execution time of numeric instructions |