JPS62132181A - Memory reading system - Google Patents

Memory reading system

Info

Publication number
JPS62132181A
JPS62132181A JP60272750A JP27275085A JPS62132181A JP S62132181 A JPS62132181 A JP S62132181A JP 60272750 A JP60272750 A JP 60272750A JP 27275085 A JP27275085 A JP 27275085A JP S62132181 A JPS62132181 A JP S62132181A
Authority
JP
Japan
Prior art keywords
memory
circuit
counts
distance
reading
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP60272750A
Other languages
Japanese (ja)
Inventor
Shizuo Sakairi
坂入 静夫
Makoto Minagawa
皆川 誠
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Telecom Networks Ltd
Original Assignee
Fujitsu Telecom Networks Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Telecom Networks Ltd filed Critical Fujitsu Telecom Networks Ltd
Priority to JP60272750A priority Critical patent/JPS62132181A/en
Publication of JPS62132181A publication Critical patent/JPS62132181A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To enable the determination of a location distance, regardless of a fault point caused in a transmission line when a transmission circuit is suspended, by reading out counts written into a memory of a master unit to be shown on a display circuit. CONSTITUTION:A distance counter 2 of a master unit is reset by a time reference pulse and the counting operation thereof is stopped by an output of a surge detection circuit 1. A memory 3 is for writing counts M of the counter 2 and reading them therefrom. A signal receiving circuit 4 receives counts S of a distance counter of a slave unit transmitted and an arithmetic circuit determines a location distance from the counts M and S. A reading control circuit 12 reads out the counts M written in the memory 3 to be displayed 6. Then, when a switch 13 is depressed once, the output of a selector 14 moves to an L state and an H state inverted with an inverter 151 is applied to a memory 3 and hence, a No.1 memory is read out. With the further depression of the switching 13, an output 142 of the selector 14 goes to L and a No.2 memory is read out. In such a manner, the counts of the master and slave units can be obtained even when a transmission circuit is interrupted.

Description

【発明の詳細な説明】 〔概要〕 メモリ読出し方式において、親装置のメモリに書込まれ
た計数値Mを読出して表示できる様にしたので、伝送回
線の障害で子装置の計数値Sが親装置に送られてこなく
ても、親装置、子装置で表示されている計数値を用いて
手計算で標定距離を求めることができる。
[Detailed Description of the Invention] [Summary] In the memory read method, the count value M written in the memory of the parent device can be read out and displayed, so that the count value S of the child device may be changed to the parent device due to a failure in the transmission line. Even if it is not sent to the device, the orientation distance can be determined by manual calculation using the count values displayed on the parent device and child device.

〔産業上の利用分野1 本発明はメモリ読出し方式、特に送電線故障点標定装置
に使用するメモリ読出し方式の改良に関するものである
[INDUSTRIAL APPLICATION FIELD 1] The present invention relates to a memory reading method, particularly to an improvement of a memory reading method used in a power transmission line fault locating device.

一般に、送電線故障点標定装置は送電線上に生じた故障
点を送電線の端末で標定する装置で、標定原理は種々あ
るがその中の一例は下記の様である。
In general, a power transmission line failure point locating device is a device that locates a failure point occurring on a power transmission line at the terminal of the power transmission line, and there are various locating principles, one example of which is as follows.

第2図の標定原理説明図に示す様に、親装置より、例え
ば2msの一定時間間隔で時間基準パルス(以下走査パ
ルスと云う)を送電線の両方向又は一方向に送出し、子
装置はこれを受信する。
As shown in the illustration of the orientation principle in Fig. 2, the parent device sends time reference pulses (hereinafter referred to as scanning pulses) at fixed time intervals of, for example, 2 ms, in both directions or in one direction of the power transmission line, and the slave devices receive.

今、送電線のA点で故障が発生したとすると、ここから
サージが親装置と子装置に向かって進むが、親装置は走
査パルス送出後からサージ受信までの時間(以下計数値
Mと云う)がtl、子装置は走査パルスを受信してから
サージ受信までの時間(以下計数値Sと云う)がt2で
あったとすると、親装置から故障点Aまでの距離(標定
距離と云う)dは次の式で示される。
Now, if a failure occurs at point A of the power transmission line, the surge will proceed from here towards the parent device and the child device, but the parent device will be able to detect the time from sending out the scanning pulse to receiving the surge (hereinafter referred to as the count value M). ) is tl, and the time from when the child device receives the scanning pulse until it receives the surge (hereinafter referred to as the count value S) is t2, then the distance from the parent device to the failure point A (referred to as the target distance) d is expressed by the following formula.

d”%(tl−t2)Vp   (1)ここで、Vpは
光速で3XIO’ m/sである。
d''%(tl-t2)Vp (1) Here, Vp is the speed of light, 3XIO' m/s.

そこで、親装置は上式より自動的に標定距離を求めて表
示回路に表示するが、伝送回線の障害によりt2が子装
置から送られない場合にも標定距離が求められる様にす
る必要がある。
Therefore, the parent device automatically calculates the orientation distance using the above formula and displays it on the display circuit, but it is necessary to make it possible to calculate the orientation distance even if t2 is not sent from the child device due to a failure in the transmission line. .

〔従来の技術〕[Conventional technology]

第3図は従来例のブロック図で、第3図(a)は親装置
のブロック図、第3図(b)は子装置のブロック図を示
す。
FIG. 3 is a block diagram of a conventional example, with FIG. 3(a) showing a block diagram of a parent device, and FIG. 3(b) showing a block diagram of a child device.

先ず、第3図(alに示す親装置は走査パルス発生回路
(図示せず)から走査パルスを例えば2ms間隔で送電
線を介して子装置に送出する。尚、距離カウンタ2は走
査パルスでリセットされカウント動作に入る。
First, the parent device shown in FIG. 3 (al) sends scanning pulses from a scanning pulse generation circuit (not shown) to the slave device via a power transmission line at intervals of, for example, 2 ms. Note that the distance counter 2 is reset by the scanning pulse. and starts counting operation.

その後、送電線に故障が発生してサージが親装置に入力
すると、これを検出したサージ検出回路1の出力で距離
カウンタ2はカウント動作を停止し、その時の計数値M
がメモリに書込まれる。
After that, when a fault occurs in the power transmission line and a surge is input to the main device, the distance counter 2 stops counting operation by the output of the surge detection circuit 1 that detects this, and the count value M at that time
is written to memory.

一方、第3図(blに示す子装置は受信した走査パルス
で距離カウンタ2かリセットされた後、カウント動作に
はいるが、サージが入力すると、これを検出したサージ
検出回路1の出力で距離カウンタ2はカウント動作を停
止し、この時の計数値Sがメモリ9に書込まれ表示回路
10で表示されると共に、この値は信号送信回路11で
、例えばlは20m5.  Oは40m5の長短パルス
に変換された後、fo±35HzのFS信号が伝送回線
(例えばマイクロ回線)を介して親装置に送出される。
On the other hand, the child device shown in Fig. 3 (bl) starts counting operation after the distance counter 2 is reset by the received scanning pulse, but when a surge is input, the output of the surge detection circuit 1 that detects this is used to calculate the distance. The counter 2 stops its counting operation, and the counted value S at this time is written into the memory 9 and displayed on the display circuit 10, and this value is also transmitted to the signal transmitting circuit 11. For example, l is 20 m5. O is 40 m5. After being converted into pulses, the FS signal fo±35Hz is sent to the parent device via a transmission line (for example a micro line).

そこで、第3図(alに示す親装置の信号受信回路4で
子装置よりの計数値Sが2運送照合された後に演算回路
5に加えられる。一方、この回路はメモリ3から計数値
Mを読出して前記の(1)式の演算を行って表示回路6
に標定距離を表示するが、これらは全て自動的に行われ
る。
Therefore, the signal receiving circuit 4 of the parent device shown in FIG. The display circuit 6 reads the data and calculates the above equation (1).
The orientation distance is displayed, but all of this is done automatically.

尚、メモリ3は、例えばICメモリで、外部出力中に2
度目の故障が発生しても、計数値が書込める様に一方向
に付き2個持っている。
Note that the memory 3 is, for example, an IC memory, and the 2
I have two on one side so that I can write the counted values even if a failure occurs for the second time.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

しかし、伝送回路が断になると子装置からの計数値Sが
人力しないので、演算回路は標定距離を算出できず、表
示もしない。即ら、伝送回線断の状態で、送電線に故障
点が発生した時は標定距離を求めることができないと云
う問題点がある。
However, if the transmission circuit is disconnected, the count value S from the child device cannot be manually calculated, so the arithmetic circuit cannot calculate the orientation distance and does not display it. That is, there is a problem in that when a transmission line is disconnected and a fault point occurs in the power transmission line, the orientation distance cannot be determined.

〔問題点を解決する為の手段〕[Means for solving problems]

上記の問題点は、親装置のメモリ3に書込まれた計数値
Mを読出す読出し制御回路12を設け、続出された計数
値Mを該表示回路6で表示する様にした、本発明のメモ
リ読出し方式により解決される。
The above problem can be solved by the present invention, which is equipped with a readout control circuit 12 that reads out the count value M written in the memory 3 of the parent device, and displays the successively read count value M on the display circuit 6. This problem is solved by a memory read method.

〔作用〕[Effect]

本発明は、親装置のメモリ3に書込まれた計数値Mを読
出して表示回路6に表示できる様にした。
In the present invention, the count value M written in the memory 3 of the parent device can be read out and displayed on the display circuit 6.

そこで、伝送回線が断の状態で、送電線に故障点が発生
した場合、人が親装置の計数値Mを表示回路6に表示さ
せると共に、子装置の標定値Sは、例えばそこまで人が
行って表示回路1oの値を見る。
Therefore, when the transmission line is disconnected and a failure point occurs in the power transmission line, a person displays the count value M of the parent device on the display circuit 6, and the target value S of the slave device is and look at the value on the display circuit 1o.

そこで、この2つ計数値を用いて標定距離を求めること
ができる。
Therefore, the orientation distance can be determined using these two counts.

〔実施例〕〔Example〕

第1図は本発明の実施例のブロック図を示すが、全図を
通じて同一符号は開一対象物を示し、点線の部分が本発
明の実施例で付加された部分である。
FIG. 1 shows a block diagram of an embodiment of the present invention. Throughout the figures, the same reference numerals indicate open objects, and the dotted line portions are the parts added in the embodiment of the present invention.

図に示す様に、スイッチ13を1回押すとセレクタ14
の出力141がLの状態になり、インバータ151で反
転されたHの状態がメモリ3に加えられるのでNo、1
のメモリが読出される。
As shown in the figure, when switch 13 is pressed once, selector 14
The output 141 of is in the L state, and the H state inverted by the inverter 151 is added to the memory 3, so No. 1
memory is read.

更に、スイッチ13を押すとセレクタ14の142の出
力がLになり、インバータ152よりHの状態がメモリ
3に加えられNO12のメモリが続出され、これを繰り
返すことにより4つのメモリの読出しが可能となる。
Furthermore, when the switch 13 is pressed, the output 142 of the selector 14 becomes L, and the inverter 152 applies the H state to the memory 3, and the memory No. 12 is read out one after another.By repeating this, it is possible to read out the four memories. Become.

そこで、伝送回路が断でも親装置、子装置の計数値を得
る事ができるので標定距離を求める事ができる。
Therefore, even if the transmission circuit is disconnected, the count values of the parent device and child device can be obtained, so the orientation distance can be determined.

−尚、12ば続出し制御回路を示す。- Note that 12 indicates a continuous output control circuit.

〔発明の効果〕〔Effect of the invention〕

以上詳細に説明した様に、伝送回線が断の時に送電線に
故障点が発生しても、標定距離を求めることができると
云う効果がある。
As described in detail above, even if a fault point occurs in the power transmission line when the transmission line is disconnected, there is an advantage that the orientation distance can be determined.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の実施例のブロック図、第2図は標定原
理説明図、 第3図は従来例のブロック図を示す。 図において、 1はサージ検出回路、 2は距離カウンタ、 5は演算回路、 6は表示回路、
FIG. 1 is a block diagram of an embodiment of the present invention, FIG. 2 is a diagram explaining the principle of orientation, and FIG. 3 is a block diagram of a conventional example. In the figure, 1 is a surge detection circuit, 2 is a distance counter, 5 is an arithmetic circuit, 6 is a display circuit,

Claims (1)

【特許請求の範囲】 時間基準パルスの送出でリセットされ、サージ検出回路
(1)の出力でカウント動作を停止する距離カウンタ(
2)と、該距離カウンタの計数値Mを書込み、読出すメ
モリ(3)と、伝送された子装置の距離カウンタの計数
値Sを受信する信号受信回路(4)と、該計数値MとS
から標定距離を求める演算回路(5)と、該演算回路の
出力を表示する表示回路(6)とを含む送電線故障点標
定装置の親装置において、 該メモリ(3)に書込まれた計数値Mを読出す読出し制
御回路(12)を設け、読出された計数値Mを該表示回
路(6)で表示する様にしたことを特徴とするメモリ読
出し方式。
[Claims] A distance counter (
2), a memory (3) for writing and reading the count value M of the distance counter, a signal receiving circuit (4) for receiving the transmitted count value S of the distance counter of the slave device, and a memory (3) for writing and reading the count value M of the distance counter; S
In the parent device of the power transmission line failure point locating device, which includes an arithmetic circuit (5) that calculates the orientation distance from the arithmetic circuit (5) and a display circuit (6) that displays the output of the arithmetic circuit, A memory read method characterized in that a read control circuit (12) for reading a numerical value M is provided, and the read count value M is displayed on the display circuit (6).
JP60272750A 1985-12-04 1985-12-04 Memory reading system Pending JPS62132181A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60272750A JPS62132181A (en) 1985-12-04 1985-12-04 Memory reading system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60272750A JPS62132181A (en) 1985-12-04 1985-12-04 Memory reading system

Publications (1)

Publication Number Publication Date
JPS62132181A true JPS62132181A (en) 1987-06-15

Family

ID=17518234

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60272750A Pending JPS62132181A (en) 1985-12-04 1985-12-04 Memory reading system

Country Status (1)

Country Link
JP (1) JPS62132181A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7763228B2 (en) 2004-08-11 2010-07-27 National University Corporation Gunma University Method of producing carbon nanomaterials and centrifugal melt spinning apparatus

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5347218A (en) * 1976-10-12 1978-04-27 Fujitsu Ltd Orientating device for fault spot
JPS5772080A (en) * 1980-10-24 1982-05-06 Toshiba Corp Device for determining point of fault
JPS6064268A (en) * 1983-09-19 1985-04-12 Fujitsu Ltd Surge receiving type trouble point discriminating apparatus

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5347218A (en) * 1976-10-12 1978-04-27 Fujitsu Ltd Orientating device for fault spot
JPS5772080A (en) * 1980-10-24 1982-05-06 Toshiba Corp Device for determining point of fault
JPS6064268A (en) * 1983-09-19 1985-04-12 Fujitsu Ltd Surge receiving type trouble point discriminating apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7763228B2 (en) 2004-08-11 2010-07-27 National University Corporation Gunma University Method of producing carbon nanomaterials and centrifugal melt spinning apparatus

Similar Documents

Publication Publication Date Title
CA1159533A (en) Clock check circuit
JPS62132181A (en) Memory reading system
JPH0450681Y2 (en)
KR950005074A (en) Data communication system and apparatus for the system
JP3174246B2 (en) Monitoring device and information transmitting / receiving device
JPS6380398A (en) Security apparatus
SU1277126A1 (en) Interface for linking electronic computer with discrete transducers
JPS62132180A (en) Return signal transmission system
SU1539819A1 (en) Device for monitoring operatorъs performance
KR960006404A (en) Error detection and display circuit of frame synchronization signal
JPS61141097A (en) Alarm monitoring system
JPS6113835A (en) Time division input device of detection signal
JPS63290099A (en) Status variation data discrimination system for supervisory system
JPH03280085A (en) Control circuit for display device
JPS60174551A (en) Hdb-3 type bipolar signal error detecting circuit
SU1111194A1 (en) Training system for radiotelegraph operator
JPS61107844A (en) Data transmission and reception system
JPS6195455A (en) Response error detecting system of information processor
JPS5940738A (en) Data communication device
JPS5451347A (en) Fault detection system of data processor
JPH0275007A (en) Controller
JPS59111073A (en) Digital radar video generator
JPS61236094A (en) Serial data input memory
KR970012165A (en) Central processing unit signal status monitoring unit
JPS58149599A (en) Remote monitor controller