JPS6212556B2 - - Google Patents

Info

Publication number
JPS6212556B2
JPS6212556B2 JP55036941A JP3694180A JPS6212556B2 JP S6212556 B2 JPS6212556 B2 JP S6212556B2 JP 55036941 A JP55036941 A JP 55036941A JP 3694180 A JP3694180 A JP 3694180A JP S6212556 B2 JPS6212556 B2 JP S6212556B2
Authority
JP
Japan
Prior art keywords
bus
central monitoring
sub
monitoring test
subprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55036941A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56135256A (en
Inventor
Hiroaki Takechi
Koichi Hara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP3694180A priority Critical patent/JPS56135256A/ja
Publication of JPS56135256A publication Critical patent/JPS56135256A/ja
Publication of JPS6212556B2 publication Critical patent/JPS6212556B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Multi Processors (AREA)
JP3694180A 1980-03-25 1980-03-25 Referring system memory contents Granted JPS56135256A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3694180A JPS56135256A (en) 1980-03-25 1980-03-25 Referring system memory contents

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3694180A JPS56135256A (en) 1980-03-25 1980-03-25 Referring system memory contents

Publications (2)

Publication Number Publication Date
JPS56135256A JPS56135256A (en) 1981-10-22
JPS6212556B2 true JPS6212556B2 (enrdf_load_stackoverflow) 1987-03-19

Family

ID=12483769

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3694180A Granted JPS56135256A (en) 1980-03-25 1980-03-25 Referring system memory contents

Country Status (1)

Country Link
JP (1) JPS56135256A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPS56135256A (en) 1981-10-22

Similar Documents

Publication Publication Date Title
US5941973A (en) Bus control system incorporating the coupling of two split-transaction busses of different hierarchy
US4096572A (en) Computer system with a memory access arbitrator
US4935868A (en) Multiple port bus interface controller with slave bus
US5557758A (en) Bridge between two buses of a computer system that determines the location of memory or accesses from bus masters on one of the buses
US5991843A (en) Method and system for concurrent computer transaction processing
US5359717A (en) Microprocessor arranged to access a non-multiplexed interface or a multiplexed peripheral interface
US5274795A (en) Peripheral I/O bus and programmable bus interface for computer data acquisition
JPS6126103B2 (enrdf_load_stackoverflow)
US6078742A (en) Hardware emulation
US5467461A (en) Multiprocessor computer system having bus control circuitry for transferring data between microcomputers
US5146572A (en) Multiple data format interface
JPS6212556B2 (enrdf_load_stackoverflow)
WO2001025941A1 (en) Multiprocessor computer systems with command fifo buffer at each target device
EP0436211B1 (en) Apparatus enabling observation of internal memory-mapped registers
JPH0227696B2 (ja) Johoshorisochi
JPH0731666B2 (ja) プロセッサ間通信方式
JPH0427583B2 (enrdf_load_stackoverflow)
JPS6326903B2 (enrdf_load_stackoverflow)
EP0439594B1 (en) Device for interfacing a main processor bus connected to a main processor to a peripheral bus having a number of peripheral devices connected thereto
JP2821176B2 (ja) 情報処理装置
JPH0561839A (ja) データ転送装置
JPS6130300B2 (enrdf_load_stackoverflow)
JP3012402B2 (ja) 情報処理システム
JPH07244633A (ja) インタフェース装置
JPH0535693A (ja) データ転送装置