JPS62125086U - - Google Patents
Info
- Publication number
- JPS62125086U JPS62125086U JP20887U JP20887U JPS62125086U JP S62125086 U JPS62125086 U JP S62125086U JP 20887 U JP20887 U JP 20887U JP 20887 U JP20887 U JP 20887U JP S62125086 U JPS62125086 U JP S62125086U
- Authority
- JP
- Japan
- Prior art keywords
- scan data
- data storage
- processing device
- storage memory
- information processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Exchange Systems With Centralized Control (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20887U JPS62125086U (enExample) | 1987-01-05 | 1987-01-05 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP20887U JPS62125086U (enExample) | 1987-01-05 | 1987-01-05 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS62125086U true JPS62125086U (enExample) | 1987-08-08 |
Family
ID=30776977
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP20887U Pending JPS62125086U (enExample) | 1987-01-05 | 1987-01-05 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62125086U (enExample) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5268341A (en) * | 1975-12-01 | 1977-06-07 | Intel Corp | Mos digital computer |
-
1987
- 1987-01-05 JP JP20887U patent/JPS62125086U/ja active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5268341A (en) * | 1975-12-01 | 1977-06-07 | Intel Corp | Mos digital computer |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2026325A1 (en) | Arrangement and method of controlling memory access requests in digital data processing system | |
| JPS62125086U (enExample) | ||
| JPH01164562U (enExample) | ||
| JPH0273258U (enExample) | ||
| JPH0191959U (enExample) | ||
| JPS63135467U (enExample) | ||
| JPS6320253U (enExample) | ||
| JPH0166697U (enExample) | ||
| JPH0356983U (enExample) | ||
| JPH0188565U (enExample) | ||
| JPH0176640U (enExample) | ||
| JPH0420698U (enExample) | ||
| JPS62162760U (enExample) | ||
| JPS63114348U (enExample) | ||
| JPS61172343U (enExample) | ||
| JPS59122644U (ja) | 基準点座標入力回路 | |
| JPH0471174U (enExample) | ||
| JPS60131060U (ja) | 画像処理装置 | |
| JPH0395969U (enExample) | ||
| JPS59118048U (ja) | 双方向ダイレクトメモリアクセス転送回路 | |
| JPH01155539U (enExample) | ||
| JPS5983855U (ja) | エレベ−タ制御装置の出力装置 | |
| JPH03107754U (enExample) | ||
| JPS5872797U (ja) | メモリ制御装置 | |
| JPS6074297U (ja) | Ramアクセス回路 |