JPS62124898A - Method of processing substrate for forming electric circuit - Google Patents

Method of processing substrate for forming electric circuit

Info

Publication number
JPS62124898A
JPS62124898A JP26572185A JP26572185A JPS62124898A JP S62124898 A JPS62124898 A JP S62124898A JP 26572185 A JP26572185 A JP 26572185A JP 26572185 A JP26572185 A JP 26572185A JP S62124898 A JPS62124898 A JP S62124898A
Authority
JP
Japan
Prior art keywords
electric circuit
forming
substrate
insulating layer
metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP26572185A
Other languages
Japanese (ja)
Inventor
浩 川合
伸一 真鍋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kobe Steel Ltd
Original Assignee
Kobe Steel Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kobe Steel Ltd filed Critical Kobe Steel Ltd
Priority to JP26572185A priority Critical patent/JPS62124898A/en
Publication of JPS62124898A publication Critical patent/JPS62124898A/en
Pending legal-status Critical Current

Links

Landscapes

  • Perforating, Stamping-Out Or Severing By Means Other Than Cutting (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【発明の詳細な説明】 [産業上の利用分野] 本発明は金属ベース電気回路形成用基盤の加工方法に関
し、さらに詳しくは、電気回路形成用基盤を使用される
寸法形状に切断する加工方法に関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method for processing a metal-based board for forming an electric circuit, and more particularly, to a processing method for cutting a board for forming an electric circuit into the dimensions and shapes to be used. .

[従来技術] 一般に、例えば、銅箔・絶縁層・鉄基板より構成されて
いる金属ベース電気回路形成用基盤は、個々に使用され
る寸法形状にプレス打抜きにより仕上げる必要がある。
[Prior Art] In general, a metal-based electric circuit forming board composed of, for example, copper foil, an insulating layer, and an iron substrate needs to be finished by press punching into the dimensions and shape to be used individually.

しかして、電気回路形成用基盤を切断する際に、銅N(
パターン印刷回路)、絶#&層を金型に接触しないよう
に保護するために、従来においては第2図に示すように
、銅箔(パターン)・絶縁層側をプレス雄型側にして、
鉄基板をプレス雌型上に設置して切断するのであるが、
この時、鉄基板は加工塑性変形を受け、矢印で示すプレ
ス雄型の進行方向に“だれ゛を生じ、また、プレス雌型
に“ばり′が出るようになる。
Therefore, when cutting a board for forming an electric circuit, copper N(
In order to protect the insulation layer (pattern printed circuit) from contacting the mold, conventionally, as shown in Figure 2, the copper foil (pattern)/insulating layer side is placed on the male side of the press.
The iron substrate is placed on the press female die and cut.
At this time, the iron substrate undergoes plastic deformation, causing sagging in the direction of movement of the male press die shown by the arrow, and burrs appearing on the female press die.

従って、電気回路形成用基盤においては、銅箔(パター
ン)・絶縁層側は鉄基板に゛だれ゛が生じることにより
絶縁層の接着力が通常の製品では゛だれ゛の加工強度よ
り低いため、端部がtjS2図に示すように鉄基板から
約数10m剥離した。
Therefore, in a board for forming an electric circuit, the adhesion strength of the insulating layer is lower than the processing strength of normal products due to sagging on the iron substrate on the copper foil (pattern)/insulating layer side. As shown in Figure tjS2, the end part was peeled off from the iron substrate by about 10 meters.

また、切断した電気回路形成用基盤を取扱う際のハンド
リングによって絶縁層が剥離し、さらには、銅箔(パタ
ーン)まで剥離するものもあった。
In addition, the insulating layer peeled off during handling of the cut electric circuit forming substrate, and in some cases even the copper foil (pattern) peeled off.

このように、鉄基板から絶縁層や銅箔(パターン)の剥
離した電気回路形成用基盤を組立ると、池の導体、例え
ば銅線等と接触してリーク起したリ、また、リークが起
らないまでも耐久性試験(環境連続運転)により錆が生
成成長して、絶縁層がダメーンを受は殆んどがリークを
起した。
As described above, when assembling an electrical circuit board from which an insulating layer or copper foil (pattern) has been peeled off from a steel substrate, leaks may occur due to contact with conductors such as copper wires, or leaks may occur. During durability tests (continuous environmental operation), rust formed and grew, damaging the insulating layer and causing leaks in most cases.

[発明が解決しようとする問題点] 本発明は上記に説明した従来における金属ベース電気回
路形成用基盤の切断加工における問題点を解消したもの
であって、電気回路形成用基盤の切断に際して、絶縁層
や金属箔が剥離することがなく、従って、組立後にリー
クの起ることがない電気回路形成用基盤の加工方法を提
供するものである。
[Problems to be Solved by the Invention] The present invention solves the problems described above in the conventional cutting process of a metal-based board for forming an electric circuit. To provide a method for processing a substrate for forming an electric circuit, in which layers and metal foils do not peel off, and therefore, leakage does not occur after assembly.

[問題点を解決するための手段1 本発明に係る電気回路形成用基盤の加工方法の特徴とす
るところは、金属箔・絶縁層・金属基板より構成されて
いる電気回路形成用基盤をプレス打抜きを行なう際に、
金属箔・絶縁層をプレス雌型に接するようにし、金属基
板側よりプレス雄型により切断することにある。
[Means for Solving the Problems 1] The method for processing an electric circuit forming substrate according to the present invention is characterized in that an electric circuit forming substrate composed of a metal foil, an insulating layer, and a metal substrate is press-punched. When carrying out
The metal foil/insulating layer is placed in contact with the female press die, and is cut from the metal substrate side by the male press die.

本発明に係る電気回路形成用基盤の加工方法について以
下詳細に説明する。
A method of processing a substrate for forming an electric circuit according to the present invention will be described in detail below.

先ず、本発明に係る電気回路形成用基盤の加工方法にお
いて、電気回路形成用基盤を構成する材料について説明
する。
First, in the method for processing an electric circuit forming substrate according to the present invention, the materials constituting the electric circuit forming substrate will be explained.

金属箔は導体となるものであるから、当然に導電率の優
れた銅により製造され、厚さは5〜70μとするのがよ
い。さらに、この金属箔はアルミニウム、銅合金、ニッ
ケル、銀或いは導電性を有する金属またはその合金等が
使用される。
Since the metal foil is a conductor, it is naturally made of copper, which has excellent conductivity, and preferably has a thickness of 5 to 70 μm. Further, this metal foil may be made of aluminum, copper alloy, nickel, silver, or a conductive metal or an alloy thereof.

絶縁層は、接着剤・耐熱絶縁フィルム・接着剤よりなっ
ており、以下接着剤と耐熱絶縁フィルムについて説明す
る。
The insulating layer is made of an adhesive, a heat-resistant insulating film, and an adhesive, and the adhesive and the heat-resistant insulating film will be explained below.

接着剤は比較的電気絶縁性の良好なエポキシ系の接着剤
を使用するのがよく、その他金属との接着力が良く、か
つ、電気絶縁性の良好な接着剤、例えば、ポリアミド・
イミド系、シリコーン系、アクリル系、ポリエステル系
、ポリウレタン系のものでも使用することができる。ま
た、接着剤の厚さは耐熱絶縁フィルムを合せて電気絶縁
層としては要求される絶縁性から決めるのがよく、約2
0〜200μとするのがよい。
It is best to use an epoxy adhesive that has relatively good electrical insulation properties, and other adhesives that have good adhesion to metals and good electrical insulation properties, such as polyamide, etc.
Imide-based, silicone-based, acrylic-based, polyester-based, and polyurethane-based materials can also be used. In addition, the thickness of the adhesive should be determined based on the insulation required for the electrical insulation layer including the heat-resistant insulation film, and is approximately 2.
The thickness is preferably 0 to 200μ.

耐熱絶縁フィルムはピンホール等の欠陥がなく加熱によ
っても溶融することがない耐熱性を有し、接着剤にも影
響されず、さらに、電気絶縁性の優れたものが必要であ
り、例えば、ポリイミドフィルムが好ましい。この耐熱
絶縁フィルムの厚さは5〜50μとするのがよい。また
、この絶縁フィルムは上記の外にポリエステルフィルム
、ポリエーテルイミド、ポリスル7オンフイルム等も用
途によって使用できる。そして、この絶縁層は金属箔の
パターンエツチングにより何等の影響を受けない。
The heat-resistant insulating film must have heat resistance that does not have defects such as pinholes, does not melt even when heated, is unaffected by adhesives, and has excellent electrical insulation properties.For example, polyimide Films are preferred. The thickness of this heat-resistant insulating film is preferably 5 to 50 microns. In addition to the above-mentioned insulating film, polyester film, polyetherimide, polysulfonate film, etc. can also be used depending on the purpose. This insulating layer is not affected in any way by pattern etching of the metal foil.

また、上記の耐熱絶縁フィルムの池に、接着剤で形成し
た絶縁層では、その厚さは20〜200μとし、さらに
、プラス布に接着材を含浸させた絶縁層も可能であり、
その厚さは20〜200μとする。
In addition, an insulating layer formed with an adhesive on the heat-resistant insulating film described above has a thickness of 20 to 200μ, and an insulating layer made of plush cloth impregnated with an adhesive is also possible.
Its thickness is 20 to 200μ.

金属基板は厚さ0.3〜3.0m+oの普通鋼板か或い
は厚さ0.1〜1.0mmの珪素鋼板を使用する。また
、アルミニウム、アルミニウム合金、銅、銅合金も使用
することができる。
As the metal substrate, an ordinary steel plate with a thickness of 0.3 to 3.0 mm or a silicon steel plate with a thickness of 0.1 to 1.0 mm is used. Additionally, aluminum, aluminum alloys, copper, and copper alloys can also be used.

次に、このような材料を使用して金属箔(パターン)・
絶縁層・金属基盤より構成されている電気回路形成用基
盤の切断加工方法について第1図に示す例により説明す
る。
Next, use such materials to create metal foil (pattern).
A method of cutting an electric circuit forming board composed of an insulating layer and a metal board will be explained using an example shown in FIG.

第1図において、銅N(パターン)・絶縁層を、緩衝体
、例えば、ゴム等を敷いたプレス雌型に接するように設
置して、プレス雄型を矢印方向に進行させて鉄基板側か
ら電気回路形成用基盤を切断するのである。
In Fig. 1, a copper N (pattern)/insulating layer is placed in contact with a female press die lined with a cushioning material, such as rubber, and the male press die is advanced in the direction of the arrow, starting from the iron substrate side. This involves cutting the base for forming electrical circuits.

この場合、鉄基板は加工塑性変形を受けてプレス雄型の
矢印に示す進行方向に゛だれ゛を生しるが、この“だれ
゛により絶縁層および銅箔(パターン)に対しては何等
影響をおよぼすものではなく、鉄基板から絶i&層や銅
?2F(パターン)が剥離することがなく、組立に際し
てのハンドリングにおいても支障がない。また、第1図
に示すように、鉄基板と絶縁層との切断端部に小さな“
ばり゛が生しるが電気回路形成用基盤としての使用には
何等の支障はない。
In this case, the iron substrate undergoes plastic deformation and sag occurs in the direction of movement shown by the arrow of the male press die, but this sag has no effect on the insulating layer and the copper foil (pattern). The insulation layer and copper 2F (pattern) do not peel off from the iron substrate, and there is no problem in handling during assembly. A small “
Although burrs are produced, there is no problem in using it as a base for forming an electric circuit.

[発明の効果] 以上説明したように、本発明に係る電気回路形成用基盤
の加工方法は上記の構成であるから、電気回路形成用基
盤を所望の寸法形状に切断しても鉄基板から絶縁層や銅
?i5(パターン)が剥離することがなく、従って、リ
ークの起ることもなく、さらに、錆の発生もないという
優れた効果を有するものである。
[Effects of the Invention] As explained above, since the method for processing a substrate for forming an electric circuit according to the present invention has the above configuration, even if the substrate for forming an electric circuit is cut into a desired size and shape, it is not insulated from the iron substrate. Layer or copper? This has an excellent effect in that the i5 (pattern) does not peel off, therefore no leakage occurs, and furthermore, no rust occurs.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明に係る電気回路形成用基盤の加工方法を
説明するための説明図、第2図は従来における電気回路
形成用基盤の切断方法の説明図である。 牙1 図 f2図
FIG. 1 is an explanatory diagram for explaining a method for processing a substrate for forming an electric circuit according to the present invention, and FIG. 2 is an explanatory diagram for explaining a conventional method for cutting a substrate for forming an electric circuit. Fang 1 Figure f2

Claims (1)

【特許請求の範囲】[Claims]  金属箔・絶縁層・金属基板より構成されている電気回
路形成用基盤をプレス打抜きを行なう際に、金属箔・絶
縁層をプレス雌型に接するようにし、金属基板側よりプ
レス雄型により切断することを特徴とする電気回路形成
用基盤の加工方法。
When press punching a base for forming an electric circuit consisting of a metal foil, an insulating layer, and a metal substrate, the metal foil and insulating layer are placed in contact with the female press die, and the male press die is used to cut from the metal substrate side. A method for processing a substrate for forming an electric circuit, characterized by:
JP26572185A 1985-11-26 1985-11-26 Method of processing substrate for forming electric circuit Pending JPS62124898A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP26572185A JPS62124898A (en) 1985-11-26 1985-11-26 Method of processing substrate for forming electric circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26572185A JPS62124898A (en) 1985-11-26 1985-11-26 Method of processing substrate for forming electric circuit

Publications (1)

Publication Number Publication Date
JPS62124898A true JPS62124898A (en) 1987-06-06

Family

ID=17421083

Family Applications (1)

Application Number Title Priority Date Filing Date
JP26572185A Pending JPS62124898A (en) 1985-11-26 1985-11-26 Method of processing substrate for forming electric circuit

Country Status (1)

Country Link
JP (1) JPS62124898A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01140997A (en) * 1987-11-25 1989-06-02 Matsushita Electric Works Ltd Method of machining laminated substrate
JP2013247200A (en) * 2012-05-24 2013-12-09 Nhk Spring Co Ltd Edge formation method of metal base circuit board, and metal base circuit board

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01140997A (en) * 1987-11-25 1989-06-02 Matsushita Electric Works Ltd Method of machining laminated substrate
JP2013247200A (en) * 2012-05-24 2013-12-09 Nhk Spring Co Ltd Edge formation method of metal base circuit board, and metal base circuit board

Similar Documents

Publication Publication Date Title
US2997521A (en) Insulated electric circuit assembly
US8465834B2 (en) Conductive pressure sensitive adhesive tape
US4081601A (en) Bonding contact members to circuit boards
US2932599A (en) Method of preparation of thermoplastic resin coated printed circuit
JP2000174399A (en) Stereoscopic wiring board, its manufacture and insulating material for board
JPS62124898A (en) Method of processing substrate for forming electric circuit
US4925522A (en) Printed circuit assembly with contact dot
JPH08293214A (en) Flat cable and partial gold plating method for conductor
JPS62125691A (en) Electric circuit forming substrate
CN219627986U (en) Metal foil die-cutting piece
JPH0964108A (en) Tape carrier for tab
JP2000133943A (en) Manufacture of multilayered board
JPH06224539A (en) Manufacture of circuit board
US3418227A (en) Process for fabricating multiple layer circuit boards
JP2634592B2 (en) Circuit board with low resistance and method of manufacturing the same
JPS589399A (en) Method of producing metal core printed circuit board
JPS6039883A (en) Flexible circuit board
JPH05226797A (en) Laminated metallic substrate
JPS61177704A (en) Manufacture of chip type inductor
JP2004079594A (en) Multilayer flexible printed wiring board
JPH0722721A (en) Metal based printed wiring board
JPS6398437A (en) Metallic base substrate
JPS6252989A (en) Metal based double-side flexible circuit board
JPH08228056A (en) Metal base circuit board
JPS60144991A (en) Metal base circuit board