JPS62111431A - Dry etching device - Google Patents

Dry etching device

Info

Publication number
JPS62111431A
JPS62111431A JP25071985A JP25071985A JPS62111431A JP S62111431 A JPS62111431 A JP S62111431A JP 25071985 A JP25071985 A JP 25071985A JP 25071985 A JP25071985 A JP 25071985A JP S62111431 A JPS62111431 A JP S62111431A
Authority
JP
Japan
Prior art keywords
grounded
etching
sample
electrode
selectivity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP25071985A
Other languages
Japanese (ja)
Inventor
Yoshichika Fukushima
義親 福島
Makoto Nawata
誠 縄田
Ryoji Fukuyama
良次 福山
Masaji Fukamachi
深町 正次
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP25071985A priority Critical patent/JPS62111431A/en
Publication of JPS62111431A publication Critical patent/JPS62111431A/en
Pending legal-status Critical Current

Links

Landscapes

  • Drying Of Semiconductors (AREA)
  • ing And Chemical Polishing (AREA)

Abstract

PURPOSE:To obtain the dry etching device capable of enhancing the etching rate of a gate material or increasing the selectivity with a base film by providing a sample electrode with two systems of grounded circuits. CONSTITUTION:A treatment gas is introduced in a treatment chamber 1 and the air in the chamber is exhausted to reduce the pressure to a predetermined value. To a sample electrode 2 in the processing chamber 1, a grounded circuit 6 which is grounded directly and a grounded circuit 7 grounded through a coil 7a are provided and connected through a switch 8. An opposite electrode 3 is connected to a high-frequency power source 5 through a matching device 4. A sample 9 made of an Si substrate coated with a base film of SiO2 and further a gate material of polysilicon is etched. As for the etching rate of the polysilicon, the etching rate 17 of the grounded circuit 7 becomes higher than the etching rate 15 of the grounded circuit 6 and as for the selectivity of the polysilicon and SiO2, the selectivity 16 of the grounded circuit 6 becomes larger than the selectivity 18 of the grounded circuit 7.

Description

【発明の詳細な説明】 r発明の利用分野〕 本発明はドライエツチング装置に係り、特にアノード結
合を用いた式に好適なドライエツチング装置に関するも
のである。
DETAILED DESCRIPTION OF THE INVENTION Field of Application of the Invention The present invention relates to a dry etching apparatus, and particularly to a dry etching apparatus suitable for a type using an anode bond.

〔発明の背景〕[Background of the invention]

従来の袋個は、例えば特開昭59−96277号公報に
記載のように、平行平板1!極型ドライエツチング装置
において、7ノードカ・ツブリング方式薔こよる電源供
給系とカソードカダブリング方式による電源供給系とを
備え、上記二種の力ヴブリング方式を任意に切り換え可
能にして、化学的エツチングの強い等方性エツチングお
よびスパッタ効果の強い異方性エツチングの行なえるよ
うにし、工・Iチング終了直前番こアノードカップリン
グ方式に切り換えて、等方性エツチングにより下地のダ
メージを少なくするようにしたものがある。
The conventional bag has one parallel plate, as described in, for example, Japanese Patent Application Laid-Open No. 59-96277. The polar type dry etching equipment is equipped with a power supply system using a 7-node doubling method and a power supply system using a cathode doubling method, making it possible to switch between the two types of power vubbling methods as desired, and thereby making it possible to perform chemical etching. We made it possible to perform strong isotropic etching and anisotropic etching with a strong sputtering effect, and just before the end of etching, we switched to an anode coupling method to reduce damage to the underlying material through isotropic etching. There is something.

しかし、この方式のものによれば、平行平板の各電極を
電極に接続したり、接地したりする切り換えが複雑にな
るという問題があった。
However, according to this method, there is a problem that switching between connecting each electrode of the parallel plate to the electrode and grounding becomes complicated.

〔発明の目的〕[Purpose of the invention]

本発明は、アノード結合方式において、ゲート材のエツ
チング速度を高くしたり、下地膜との選択比を大きくし
たりできるドライエツチング装置を提供することにある
SUMMARY OF THE INVENTION An object of the present invention is to provide a dry etching apparatus which is capable of increasing the etching rate of the gate material and increasing the etching selectivity with respect to the underlying film in an anode bonding method.

〔Jiむ明の概要〕[Overview of Jimu Ming]

本発明は、処理ガスが供給され所定の圧力に減圧排気さ
れる処理室内憂こ、試料を配置する試料電極と、該試料
電極に対向する対向電極とを有する式のドライエ・Iチ
ング装「において、酊記対向電極に整合器を介して高周
波電圧を印加する高周波電源を接続し、前記試料′@極
に直接に接地する接地回路とインピーダンスを負荷する
手段を介して接地する接地回路とに切1)換える手段を
設けたことを特徴とし、試料1!極に2系統の接地方法
をもたせ、各々の接地方法におけるエツチング特性を利
用し、エツチング開始からジャストエツチングまではエ
ツチング速度の高い接地回路とし、オーパエーノチング
時には、選1尺比の大きい接地回路に切り換えてエツチ
ングできるよう番こしたものである。
The present invention relates to a dry etching/I-etching apparatus having a processing chamber which is supplied with a processing gas and is evacuated to a predetermined pressure, a sample electrode on which a sample is placed, and a counter electrode facing the sample electrode. A high-frequency power source that applies a high-frequency voltage is connected to the opposite electrode via a matching box, and the grounding circuit is connected to a grounding circuit that is directly grounded to the sample'@pole and a grounding circuit that is grounded via means for loading impedance. 1) The sample 1! electrode has two grounding methods, and the etching characteristics of each grounding method are utilized to create a grounding circuit with a high etching speed from the start of etching to just etching. When performing over-etching, the circuit is designed so that it can be etched by switching to a grounding circuit with a larger selection ratio.

〔発明の実施例〕[Embodiments of the invention]

以下、本発明の一実施例を第1図〜第5図によって説明
する。
An embodiment of the present invention will be described below with reference to FIGS. 1 to 5.

第1図はドライエツチング装置の構成図を示す。FIG. 1 shows a block diagram of a dry etching apparatus.

1は図示しないガス供給装置および排気装置により、処
理ガスが供給さn所定の圧力に減圧排気さnた処理室。
Reference numeral 1 denotes a processing chamber to which a processing gas is supplied and evacuated to a predetermined pressure by a gas supply device and an exhaust device (not shown).

2は処理室1内に設けられ、試料9を配置する試料電極
。試料電極2は、インピーダンスの小さい材料、例えば
、銅板あるいは銅線等で直接に接地する接地回路6と、
インピーダンスを負荷する手段、例えば、コイル7aを
介して接地する接地回路7との2系統の接地回路を設け
、切り換え手段1例えば、切り換えスイッチ8を介して
接続しである。3は処理室1内に設けられ、試料1!極
2に対向して設けられた対向電極。対向電極3は、整合
器4を介して高周波電源5に接続しである。
Reference numeral 2 denotes a sample electrode provided in the processing chamber 1 and on which the sample 9 is placed. The sample electrode 2 includes a grounding circuit 6 that is directly grounded using a material with low impedance, such as a copper plate or copper wire;
Two grounding circuits are provided, including a grounding circuit 7 that is grounded through a means for applying impedance, for example, a coil 7a, and connected through a switching means 1, for example, a changeover switch 8. 3 is provided in the processing chamber 1, and sample 1! A counter electrode provided opposite to pole 2. The counter electrode 3 is connected to a high frequency power source 5 via a matching box 4.

上記構成において、この場合、81基板上に5102の
下11!l!膜を被暎し、その上にpoly−8i  
のゲート材を被覆して、その上にマスクを被覆した試料
9のエツチング実験を行なった。ニーtチング条件は。
In the above configuration, in this case, 11! below 5102 on 81 substrate! l! coated with poly-8i film and coated with poly-8i
An etching experiment was conducted on Sample 9, which was coated with a gate material and a mask was coated thereon. What are the kneeching conditions?

試nilに2の接地方式以外は全て同じにし、この場合
は、処理ガス(こ0.+ c2ctF6.処理室1の圧
力を30Pa、高周波電力密度を0.7 w/cdとし
て行なった。
Everything was the same except for the grounding method in test nil 2. In this case, the processing gas (0.+c2ctF6) was used, the pressure in the processing chamber 1 was 30 Pa, and the high frequency power density was 0.7 w/cd.

実験の結果を比較してみると、第5図iこ示すように、
Po1y−8iのエツチング速度は、フィル7aを介し
て接地した接地回路7のエツチング速度17の方が、直
接に接地した接地回路6のエツチング速度15よりも高
くなっている6また、Po1y−8iと5i02との選
択比は、直接に接地した接地回路6の選択比16の方が
、コイル7aを介して接地した接地回路7の選択比18
よりも太き(なっている。
Comparing the experimental results, as shown in Figure 5,
Regarding the etching speed of Po1y-8i, the etching speed 17 of the grounding circuit 7 grounded through the fill 7a is higher than the etching speed 15 of the grounding circuit 6 directly grounded6. 5i02, the selection ratio of the grounding circuit 6 which is directly grounded is 16, and the selection ratio of the grounding circuit 7 which is grounded through the coil 7a is 18.
It is thicker than

上記の結果は、実験で得られた第2図に示すA点での高
周波電圧から説明できる。巣2図は、試料電極2と対向
′@極3との間の電位を示した図で、10が試料電極2
の表面で、11が対向電極3の表面で、各電極間のプラ
ズマ電位が12である。試料電極2の表面では電位はO
vになるが、実際には、高周波が掛かっているために、
第3図、$4図に示すように、ある振幅をもった高周波
の電圧が掛かっている。この電圧を2系統の接地方式で
比較してみると、コイル7aを介して接地した接地回路
7の波形14の方が、直接に接地した接地回路6の波形
13に比べて振幅が大きくなっている。
The above results can be explained from the high frequency voltage at point A shown in FIG. 2 obtained through experiment. Diagram 2 shows the potential between the sample electrode 2 and the opposite electrode 3, where 10 is the sample electrode 2.
, 11 is the surface of the counter electrode 3, and the plasma potential between each electrode is 12. The potential on the surface of sample electrode 2 is O
However, in reality, because a high frequency is applied,
As shown in Figure 3 and Figure 4, a high frequency voltage with a certain amplitude is applied. Comparing this voltage between the two grounding systems, the waveform 14 of the grounding circuit 7 grounded via the coil 7a has a larger amplitude than the waveform 13 of the grounding circuit 6 directly grounded. There is.

高周波電圧の振幅と試料9)二人射するイオンのエネル
ギは比例関係にあり、振幅の増大によりイオンのエネル
ギは太き(なり、スパッタ効果の増加によってニーIチ
ング速度は高くなる。一方、振幅が小さい場合、イオン
のエネルギは小さくなり。
There is a proportional relationship between the amplitude of the high-frequency voltage and the energy of the ions emitted from the sample 9).As the amplitude increases, the energy of the ions becomes thicker (becomes thicker), and the kneeing speed increases due to the increase in the sputtering effect.On the other hand, the amplitude When is small, the energy of the ion becomes small.

スパッタ効果の減少によってラジカル反応主体のエツチ
ングとなる。
As the sputtering effect decreases, etching becomes mainly a radical reaction.

エツチングは、ラジカルによる化学反応とイオンによる
スパッタ効果とによって進行するが、この場合のPo1
y−8iの工・1チングは、ラジカル反応が主体であり
、一方、下地膜のSiO礪のエツチングは、スパッタ効
果によるものが主体である。
Etching progresses by a chemical reaction caused by radicals and a sputtering effect caused by ions, but in this case Po1
The etching of y-8i is mainly caused by a radical reaction, while the etching of the SiO layer of the base film is mainly caused by a sputtering effect.

このため、振幅が小さい場合は、Po1y−8iに比べ
、S i O2のエツチング速度の減少が著し糧なり、
Po1y−8iとの選択比が大きくなる。
Therefore, when the amplitude is small, the reduction in the etching rate of SiO2 is significant compared to Po1y-8i,
The selectivity with Po1y-8i increases.

以上、本−実施例こよれば、5i02  を下地膜とし
Po1y−8iをゲート材とした試料のエツチング番こ
おいて、エツチング1lli 始からジャストエツチン
グまでは、工・lチング速度を高くできるコイル7aを
介して接地した接地回路7にしてエッチングし、オーバ
ーエ・Iチン4時は、Po1y−8iと8i0□との選
択比を太き(できる直接に接地した接地回路6に切り換
えてエツチングすることにより、エツチングの処理時間
が短く、アンダカブトの小さいエツチングができるとい
う効果がある。
As described above, according to this embodiment, considering the etching number of the sample using 5i02 as the base film and Po1y-8i as the gate material, the coil 7a that can increase the etching speed from the beginning of etching to just etching. When etching is performed using the ground circuit 7 that is grounded through the This has the advantage that the etching processing time is short and etching with small undercuts can be achieved.

尚、本−実施例では、インピーダンスを負荷する手段と
してコイルを用いたが、抵抗、コンデンサおよびこれら
を組み合わせたものを使用してもよい。
In this embodiment, a coil is used as a means for loading impedance, but a resistor, a capacitor, or a combination thereof may also be used.

〔発明の効果〕〔Effect of the invention〕

本発明によれば、アノードカフブリング方式で、KN¥
L極側をインピーダンスを角筒して接地した回路とそう
でない回路とに切り換えることによって、ゲート材の工
づチング速度を高くすることができたり、下地膜との選
択比を大きくしたりできるという効果がある。
According to the present invention, with the anode cuff ring method, KN¥
By switching the impedance on the L pole side between a square tube grounded circuit and a non-grounded circuit, it is possible to increase the processing speed of the gate material and increase the selectivity with the underlying film. effective.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例であるドライエ・lチング装
置を示す構成図、9A2図は第1図の電極間のプラズマ
電位を示す因、第3図、 ?54因は第2図のA点の電
圧波形を示す図、第5図は第1図の装置による実験結果
を示す図である。 1 ・・・・処理室、2・・・・試料電極、3・・・・
対向電極、4・・・・・・整合器、5・・・・・・高周
波電源、6・・・・・・直接に接地する接地回路、7・
・・・・・コイル7aを介して接地する接地回路、8・
・・・・・切換えスイッチ、9り;− /Tl 口 第5図
Fig. 1 is a block diagram showing a dry etching device as an embodiment of the present invention, Fig. 9A2 shows the plasma potential between the electrodes in Fig. 1, and Fig. 3. The 54th factor is a diagram showing the voltage waveform at point A in FIG. 2, and FIG. 5 is a diagram showing the experimental results using the apparatus shown in FIG. 1...Processing chamber, 2...Sample electrode, 3...
Counter electrode, 4... Matching box, 5... High frequency power supply, 6... Directly grounded grounding circuit, 7.
...A grounding circuit that is grounded via the coil 7a, 8.
...Choice switch, 9;- /Tl Figure 5

Claims (1)

【特許請求の範囲】[Claims] 1 処理ガスが供給された所定の圧力に減圧排気される
処理室内に、試料を配置する試料電極と、該試料電極に
対向する対向電極とを有する式のドライエッチング装置
において、前記対向電極に整合器を介して高周波電圧を
印加する高周波電源を接続し、前記試料電極に直接に接
地する接地回路とインピーダンスを負荷する手段を介し
て接地する接地回路とを切り換える手段とを設けたこと
を特徴とするドライエッチング装置。
1. In a dry etching apparatus having a sample electrode for disposing a sample in a processing chamber supplied with a processing gas and evacuated to a predetermined pressure, and a counter electrode facing the sample electrode, A high-frequency power supply that applies a high-frequency voltage is connected to the sample electrode through a device, and means is provided for switching between a grounding circuit that is directly grounded to the sample electrode and a grounding circuit that is grounded through a means that loads an impedance. dry etching equipment.
JP25071985A 1985-11-11 1985-11-11 Dry etching device Pending JPS62111431A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP25071985A JPS62111431A (en) 1985-11-11 1985-11-11 Dry etching device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP25071985A JPS62111431A (en) 1985-11-11 1985-11-11 Dry etching device

Publications (1)

Publication Number Publication Date
JPS62111431A true JPS62111431A (en) 1987-05-22

Family

ID=17212032

Family Applications (1)

Application Number Title Priority Date Filing Date
JP25071985A Pending JPS62111431A (en) 1985-11-11 1985-11-11 Dry etching device

Country Status (1)

Country Link
JP (1) JPS62111431A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0641150A1 (en) * 1992-05-13 1995-03-01 OHMI, Tadahiro Process apparatus
JPH0778700A (en) * 1993-09-08 1995-03-20 Anelva Corp Plasma processing device
US5688330A (en) * 1992-05-13 1997-11-18 Ohmi; Tadahiro Process apparatus
JP2004535039A (en) * 2001-06-07 2004-11-18 ラム リサーチ コーポレーション Plasma processing apparatus method and apparatus

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0641150A1 (en) * 1992-05-13 1995-03-01 OHMI, Tadahiro Process apparatus
EP0641150A4 (en) * 1992-05-13 1995-05-10 Tadahiro Ohmi Process apparatus.
US5688330A (en) * 1992-05-13 1997-11-18 Ohmi; Tadahiro Process apparatus
JPH0778700A (en) * 1993-09-08 1995-03-20 Anelva Corp Plasma processing device
JP2004535039A (en) * 2001-06-07 2004-11-18 ラム リサーチ コーポレーション Plasma processing apparatus method and apparatus
JP4897195B2 (en) * 2001-06-07 2012-03-14 ラム リサーチ コーポレーション Plasma processing method, plasma processing apparatus, and manufacturing method of plasma processing apparatus

Similar Documents

Publication Publication Date Title
US6517670B2 (en) Etching and cleaning apparatus
JP3949186B2 (en) Substrate mounting table, plasma processing apparatus, and semiconductor device manufacturing method
JPH0527244B2 (en)
JP3411814B2 (en) Plasma processing equipment
JPS62111431A (en) Dry etching device
JPS597212B2 (en) Plasma etching method
JPH0653176A (en) Dry etcher
JPH104085A (en) Dry etching and apparatus therefor
JPS61119686A (en) Parallel flat plate type plasma etching device
JP3535276B2 (en) Etching method
JPH10270419A (en) Plasma etching apparatus and method
JP2656511B2 (en) Plasma etching equipment
JPH0653192A (en) Dry etching method
JPS62290133A (en) Dry etching method
JP2575935Y2 (en) Dry etching equipment
JPS59208727A (en) Plasma etching apparatus
JP2550368B2 (en) Magnetic field plasma etching system
JPH07193049A (en) Etching apparatus and etching method
JPS6310523A (en) Plasma etching device
JP2753368B2 (en) Etching method
JPH10209126A (en) Plasma etching equipment
JPS629324Y2 (en)
JPH0451473Y2 (en)
JPS5810830A (en) Dry etching device
JPH0480368A (en) Plasma treatment