JPS6188335U - - Google Patents
Info
- Publication number
- JPS6188335U JPS6188335U JP17371584U JP17371584U JPS6188335U JP S6188335 U JPS6188335 U JP S6188335U JP 17371584 U JP17371584 U JP 17371584U JP 17371584 U JP17371584 U JP 17371584U JP S6188335 U JPS6188335 U JP S6188335U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- cmos inverter
- resistor
- stages
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Electronic Switches (AREA)
- Logic Circuits (AREA)
Description
第１図および第２図は本考案の実施例を、第３
図は従来例をそれぞれ示し、第１図はシユミツト
回路の具体的な回路構成図、第２図は同回路の動
作を説明するためのタイムチヤート、第３図はシ
ユミツト回路の回路構成図である。
１…シユミツト回路、２，４，６…CMOSインバ
ータ回路、２ａ，４ａ，６ａ…電源入力端子、２
ｂ，４ｂ，６ｂ…アース端子、Ｒ１…抵抗。
Figures 1 and 2 show an embodiment of the present invention;
The figures show conventional examples, and Fig. 1 is a specific circuit diagram of a Schmitt circuit, Fig. 2 is a time chart for explaining the operation of the circuit, and Fig. 3 is a circuit diagram of a Schmitt circuit. . 1... Schmitt circuit, 2, 4, 6... CMOS inverter circuit, 2a, 4a, 6a... power input terminal, 2
b, 4b, 6b...earth terminal, R1...resistance.
Claims (1)
各CMOSインバータ回路はその入出力部を介して縦
接接続されるとともに、各回路のアース端子は互
いに共通に接続され、該共通接続部は抵抗を介し
て接地されていることを特徴とするシユミツト回
路。 Equipped with at least three stages of CMOS inverter circuits,
Each CMOS inverter circuit is vertically connected via its input/output section, and the ground terminals of each circuit are commonly connected to each other, and the common connection is grounded via a resistor. circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17371584U JPS6188335U (en) | 1984-11-15 | 1984-11-15 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17371584U JPS6188335U (en) | 1984-11-15 | 1984-11-15 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6188335U true JPS6188335U (en) | 1986-06-09 |
Family
ID=30731356
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17371584U Pending JPS6188335U (en) | 1984-11-15 | 1984-11-15 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6188335U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50116161A (en) * | 1974-02-25 | 1975-09-11 |
-
1984
- 1984-11-15 JP JP17371584U patent/JPS6188335U/ja active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50116161A (en) * | 1974-02-25 | 1975-09-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6188335U (en) | ||
| JPS61168715U (en) | ||
| JPS62103267U (en) | ||
| JPS5885229U (en) | key matrix circuit | |
| JPS5866734U (en) | oscillation circuit | |
| JPS6157707U (en) | ||
| JPS63114524U (en) | ||
| JPS6355616U (en) | ||
| JPS6142132U (en) | Signal switching/mixing device | |
| JPS6257470U (en) | ||
| JPS6181222U (en) | ||
| JPS6183342U (en) | ||
| JPS6152834U (en) | ||
| JPS6444723U (en) | ||
| JPS61156311U (en) | ||
| JPS61108978U (en) | ||
| JPS61111215U (en) | ||
| JPS594469U (en) | power supply monitor circuit | |
| JPS60172434U (en) | Malfunction prevention circuit at startup | |
| JPS6181224U (en) | ||
| JPS6271912U (en) | ||
| JPS6349828U (en) | ||
| JPS61103931U (en) | ||
| JPS6427723U (en) | ||
| JPS63192717U (en) |