JPS6172440A - デ−タ転送方式 - Google Patents
デ−タ転送方式Info
- Publication number
- JPS6172440A JPS6172440A JP19531884A JP19531884A JPS6172440A JP S6172440 A JPS6172440 A JP S6172440A JP 19531884 A JP19531884 A JP 19531884A JP 19531884 A JP19531884 A JP 19531884A JP S6172440 A JPS6172440 A JP S6172440A
- Authority
- JP
- Japan
- Prior art keywords
- data
- shift register
- signal
- output
- clock signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Small-Scale Networks (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19531884A JPS6172440A (ja) | 1984-09-18 | 1984-09-18 | デ−タ転送方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP19531884A JPS6172440A (ja) | 1984-09-18 | 1984-09-18 | デ−タ転送方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6172440A true JPS6172440A (ja) | 1986-04-14 |
JPH0520017B2 JPH0520017B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1993-03-18 |
Family
ID=16339167
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP19531884A Granted JPS6172440A (ja) | 1984-09-18 | 1984-09-18 | デ−タ転送方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6172440A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
-
1984
- 1984-09-18 JP JP19531884A patent/JPS6172440A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0520017B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1993-03-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6202119B1 (en) | Method and system for processing pipelined memory commands | |
US5551045A (en) | Microprocessor with reset execution from an arbitrary address | |
JPS6172439A (ja) | デ−タ転送方式 | |
JPS62146008A (ja) | 選択回路 | |
JP2002268941A (ja) | 半導体装置 | |
JPS6172440A (ja) | デ−タ転送方式 | |
JPH0337776B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JP2578144B2 (ja) | 並列データポート選択方法及び装置 | |
JP2845115B2 (ja) | デジタル信号処理回路 | |
JP2634609B2 (ja) | データ転送装置 | |
JPH0834417B2 (ja) | 入力制御回路 | |
JPH02276348A (ja) | 伝送方式 | |
JPS61111044A (ja) | デ−タ転送方式 | |
US5539887A (en) | Input buffer circuit for a microprocessor which prevents improper data input | |
KR0150958B1 (ko) | 시분할 전송시스템에서의 휘도신호의 읽기시작 펄스 가변 지연회로 | |
JPS6336535B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JPH10247392A (ja) | アドレスカウンタ回路及び半導体メモリ装置 | |
JPS61125647A (ja) | マイクロプログラム制御装置 | |
JPH03103778A (ja) | スキャン回路アクセス装置 | |
JPH03198143A (ja) | バス・インターフェイス装置およびリード・モディファイ・ライト制御方式 | |
JPH05181812A (ja) | Mpu間通信回路 | |
ES273781U (es) | Controlador de acoplamiento entre un computador digital y un dispositivo de grabacion magnetica. | |
JPS60132243A (ja) | テンプレ−ト読み出し回路 | |
JPH0253142A (ja) | ベクトルレジスタ診断方式 | |
JPH04241622A (ja) | マイクロプロセッサ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |