JPS6161144B2 - - Google Patents
Info
- Publication number
- JPS6161144B2 JPS6161144B2 JP54170799A JP17079979A JPS6161144B2 JP S6161144 B2 JPS6161144 B2 JP S6161144B2 JP 54170799 A JP54170799 A JP 54170799A JP 17079979 A JP17079979 A JP 17079979A JP S6161144 B2 JPS6161144 B2 JP S6161144B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- page
- hardware
- channel
- logical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17079979A JPS5698766A (en) | 1979-12-29 | 1979-12-29 | Virtual memory control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17079979A JPS5698766A (en) | 1979-12-29 | 1979-12-29 | Virtual memory control system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5698766A JPS5698766A (en) | 1981-08-08 |
| JPS6161144B2 true JPS6161144B2 (enExample) | 1986-12-24 |
Family
ID=15911560
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17079979A Granted JPS5698766A (en) | 1979-12-29 | 1979-12-29 | Virtual memory control system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5698766A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20200128048A (ko) * | 2018-03-05 | 2020-11-11 | 도쿠테이 히에이리 가츠도 호우진 웨어러블 간쿄 조호 네트 스이신 기코 | 전자 냉난방 의복 및 의복에 탈착 가능한 전자 냉난방 장치 |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5809546A (en) * | 1996-05-23 | 1998-09-15 | International Business Machines Corporation | Method for managing I/O buffers in shared storage by structuring buffer table having entries including storage keys for controlling accesses to the buffers |
| US5787309A (en) * | 1996-05-23 | 1998-07-28 | International Business Machines Corporation | Apparatus for protecting storage blocks from being accessed by unwanted I/O programs using I/O program keys and I/O storage keys having M number of bits |
| US5802397A (en) * | 1996-05-23 | 1998-09-01 | International Business Machines Corporation | System for storage protection from unintended I/O access using I/O protection key by providing no control by I/O key entries over access by CP entity |
| US5724551A (en) * | 1996-05-23 | 1998-03-03 | International Business Machines Corporation | Method for managing I/O buffers in shared storage by structuring buffer table having entries include storage keys for controlling accesses to the buffers |
| US5900019A (en) * | 1996-05-23 | 1999-05-04 | International Business Machines Corporation | Apparatus for protecting memory storage blocks from I/O accesses |
-
1979
- 1979-12-29 JP JP17079979A patent/JPS5698766A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20200128048A (ko) * | 2018-03-05 | 2020-11-11 | 도쿠테이 히에이리 가츠도 호우진 웨어러블 간쿄 조호 네트 스이신 기코 | 전자 냉난방 의복 및 의복에 탈착 가능한 전자 냉난방 장치 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5698766A (en) | 1981-08-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0327707B1 (en) | Nonhierarchical program authorization mechanism | |
| CA1151309A (en) | Authorization mechanism for establishing addressability to information in another address space | |
| CA1159965A (en) | Authorization mechanism for transfer of program control or data between different address spaces having different storage protect keys | |
| JP2960415B2 (ja) | 記憶保護方法および装置 | |
| US4777589A (en) | Direct input/output in a virtual memory system | |
| CA1158781A (en) | Mechanism for control of address translation by a program using a plurality of translation tables | |
| JPH0552540B2 (enExample) | ||
| US5481688A (en) | Information processing system having an address translation table loaded with main/expanded memory presence bits | |
| JPH0526217B2 (enExample) | ||
| US5423013A (en) | System for addressing a very large memory with real or virtual addresses using address mode registers | |
| JPS6161144B2 (enExample) | ||
| JPH0133857B2 (enExample) | ||
| EP0175398A2 (en) | Data processing system comprising a memory access controller which is provided for combining descriptor bits of different descriptors associated with virtual addresses | |
| JPH01228038A (ja) | アクセス・レジスタ変換機構 | |
| JPH04130553A (ja) | 電子計算機 | |
| JP2748504B2 (ja) | 入力処理装置 | |
| JPH03185536A (ja) | マイクロコンピュータのメモリアドレッシング方式 | |
| JPH0244445A (ja) | データ処理装置 | |
| JPS5953588B2 (ja) | メモリ・インタリ−ブ制御方式 | |
| JPH0241772B2 (enExample) | ||
| JPS625727Y2 (enExample) | ||
| JP3827112B2 (ja) | 計算機システムおよび特定主記憶の参照更新プログラムを記録した媒体 | |
| JPH01140342A (ja) | 仮想計算機システム | |
| JPH03218543A (ja) | プロセッサ | |
| JPS61204752A (ja) | アドレス変換方式 |