JPS6160473B2 - - Google Patents

Info

Publication number
JPS6160473B2
JPS6160473B2 JP5457685A JP5457685A JPS6160473B2 JP S6160473 B2 JPS6160473 B2 JP S6160473B2 JP 5457685 A JP5457685 A JP 5457685A JP 5457685 A JP5457685 A JP 5457685A JP S6160473 B2 JPS6160473 B2 JP S6160473B2
Authority
JP
Japan
Prior art keywords
vector data
vector
address
read
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP5457685A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60215281A (ja
Inventor
Koichiro Omoda
Shigeo Nagashima
Shunichi Torii
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP5457685A priority Critical patent/JPS60215281A/ja
Publication of JPS60215281A publication Critical patent/JPS60215281A/ja
Publication of JPS6160473B2 publication Critical patent/JPS6160473B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
JP5457685A 1985-03-20 1985-03-20 ベクトルデータ処理装置 Granted JPS60215281A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5457685A JPS60215281A (ja) 1985-03-20 1985-03-20 ベクトルデータ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5457685A JPS60215281A (ja) 1985-03-20 1985-03-20 ベクトルデータ処理装置

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP9874180A Division JPS5725069A (en) 1980-07-21 1980-07-21 Vector data processing equipment

Publications (2)

Publication Number Publication Date
JPS60215281A JPS60215281A (ja) 1985-10-28
JPS6160473B2 true JPS6160473B2 (es) 1986-12-20

Family

ID=12974521

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5457685A Granted JPS60215281A (ja) 1985-03-20 1985-03-20 ベクトルデータ処理装置

Country Status (1)

Country Link
JP (1) JPS60215281A (es)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04156628A (ja) * 1990-10-19 1992-05-29 Fujitsu Ltd アクセス制御方式

Also Published As

Publication number Publication date
JPS60215281A (ja) 1985-10-28

Similar Documents

Publication Publication Date Title
EP0208870B1 (en) Vector data processor
EP0240032B1 (en) Vector processor with vector data compression/expansion capability
KR900002435B1 (ko) 디지탈 콘트롤러
JPH0463430B2 (es)
US5297242A (en) DMA controller performing data transfer by 2-bus cycle transfer manner
US4677547A (en) Vector processor
JPH0374434B2 (es)
JPH04140880A (ja) ベクトル処理装置
EP0169030A2 (en) Data processing circuit for calculating either a total sum or a total product of a series of data at a high speed
JPS6160473B2 (es)
JPS59114677A (ja) ベクトル処理装置
US4792893A (en) Selectively recursive pipelined parallel vector logical operation system
EP0073081B1 (en) Data processing system having a control device for controlling an intermediate memory during a bulk data transport between a source device and a destination device
JP2576589B2 (ja) 仮想記憶アクセス制御方式
JP2540844B2 (ja) デ−タ転送制御方法
JPH0467661B2 (es)
JPS6343782B2 (es)
JPH08235135A (ja) 通信レジスタ付並列計算機
JPH0412491B2 (es)
JPH0472253B2 (es)
JPS62164135A (ja) デ−タ処理装置
JPS58195255A (ja) デ−タ処理装置
JPS6112306B2 (es)
JPS6027966A (ja) データ処理装置
JPH02294829A (ja) メモリオペランド取出しシステム