JPS6150352B2 - - Google Patents
Info
- Publication number
- JPS6150352B2 JPS6150352B2 JP56131483A JP13148381A JPS6150352B2 JP S6150352 B2 JPS6150352 B2 JP S6150352B2 JP 56131483 A JP56131483 A JP 56131483A JP 13148381 A JP13148381 A JP 13148381A JP S6150352 B2 JPS6150352 B2 JP S6150352B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- signal
- input circuit
- insg
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/273—Tester hardware, i.e. output processing circuits
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Input From Keyboards Or The Like (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56131483A JPS5833741A (ja) | 1981-08-24 | 1981-08-24 | デイジタル入力回路の動作確認方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56131483A JPS5833741A (ja) | 1981-08-24 | 1981-08-24 | デイジタル入力回路の動作確認方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5833741A JPS5833741A (ja) | 1983-02-28 |
JPS6150352B2 true JPS6150352B2 (enrdf_load_html_response) | 1986-11-04 |
Family
ID=15059029
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56131483A Granted JPS5833741A (ja) | 1981-08-24 | 1981-08-24 | デイジタル入力回路の動作確認方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5833741A (enrdf_load_html_response) |
-
1981
- 1981-08-24 JP JP56131483A patent/JPS5833741A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5833741A (ja) | 1983-02-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4841286A (en) | Apparatus and method for detection of an open thermocouple in a process control network | |
EP1922554B1 (en) | Current measurement circuit and method of diagnosing faults in same | |
EP0116553B1 (en) | Method and apparatus for bus fault location | |
US4183460A (en) | In-situ test and diagnostic circuitry and method for CML chips | |
US6462558B1 (en) | Electronic circuit for monitoring voltage variation | |
JPS62245161A (ja) | スイッチ動作監視用の自己検査回路及びその自己検査方法 | |
US4743842A (en) | Tri-state circuit tester | |
US5452308A (en) | Method for monitoring symmetrical two-wire bus lines and two-wire bus interfaces and device for carrying out the method | |
EP0807259B1 (en) | Testable circuit and method of testing | |
CN110412403B (zh) | 核安全级系统通用输入输出端口动态诊断电路及方法 | |
JPS6150352B2 (enrdf_load_html_response) | ||
JP3677343B2 (ja) | 電子回路の機能検査回路 | |
JP3902808B2 (ja) | 2つの集積回路を有する基板 | |
JPS6150351B2 (enrdf_load_html_response) | ||
EP0418521A2 (en) | Testable latch self checker | |
US5341314A (en) | Method for generating a test to detect differences between integrated circuits | |
JPH0412431B2 (enrdf_load_html_response) | ||
JPH0275087A (ja) | 磁気ラインセンサ | |
US3863032A (en) | Translator alarm | |
US3863034A (en) | Translator alarm | |
SU1674018A1 (ru) | Устройство дл контрол операционных усилителей в электронных блоках | |
RU2042267C1 (ru) | Логический элемент для релейной защиты и противоаварийной автоматики энергосистем | |
JPS6239786B2 (enrdf_load_html_response) | ||
US5130575A (en) | Testable latch self checker | |
US6282676B1 (en) | Method and apparatus for testing and debugging integrated circuit devices |