JPS5833741A - デイジタル入力回路の動作確認方式 - Google Patents
デイジタル入力回路の動作確認方式Info
- Publication number
- JPS5833741A JPS5833741A JP56131483A JP13148381A JPS5833741A JP S5833741 A JPS5833741 A JP S5833741A JP 56131483 A JP56131483 A JP 56131483A JP 13148381 A JP13148381 A JP 13148381A JP S5833741 A JPS5833741 A JP S5833741A
- Authority
- JP
- Japan
- Prior art keywords
- input
- signal
- input circuit
- diodes
- group
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/26—Functional testing
- G06F11/273—Tester hardware, i.e. output processing circuits
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Input From Keyboards Or The Like (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56131483A JPS5833741A (ja) | 1981-08-24 | 1981-08-24 | デイジタル入力回路の動作確認方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56131483A JPS5833741A (ja) | 1981-08-24 | 1981-08-24 | デイジタル入力回路の動作確認方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5833741A true JPS5833741A (ja) | 1983-02-28 |
JPS6150352B2 JPS6150352B2 (enrdf_load_html_response) | 1986-11-04 |
Family
ID=15059029
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56131483A Granted JPS5833741A (ja) | 1981-08-24 | 1981-08-24 | デイジタル入力回路の動作確認方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5833741A (enrdf_load_html_response) |
-
1981
- 1981-08-24 JP JP56131483A patent/JPS5833741A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6150352B2 (enrdf_load_html_response) | 1986-11-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5754963A (en) | Method and apparatus for diagnosing and isolating faulty sensors in a redundant sensor system | |
US4689551A (en) | Testing wiring harnesses | |
US4864242A (en) | Automatic field winding ground detector and locator | |
US4180203A (en) | Programmable test point selector circuit | |
JPH0565110B2 (enrdf_load_html_response) | ||
JPS62245161A (ja) | スイッチ動作監視用の自己検査回路及びその自己検査方法 | |
US6373262B1 (en) | Method and apparatus for testing a signal line | |
US4130794A (en) | Methods and means for identifying and testing circuit connections | |
US4373121A (en) | Maintenance termination device | |
US3976939A (en) | Conductor identification in multiconductor cables | |
US4506255A (en) | Operation test circuit for fire detectors | |
CN110412403B (zh) | 核安全级系统通用输入输出端口动态诊断电路及方法 | |
US20070126431A1 (en) | Dynamically switched line and fault detection for differential signaling systems | |
JPS5833741A (ja) | デイジタル入力回路の動作確認方式 | |
JPH07282702A (ja) | 時間プログラムに従ってスイッチング装置を操作する制御装置 | |
JP4317590B2 (ja) | 中断のない発生器によるテストのための回路配置および方法 | |
US6505136B1 (en) | Method of testing an evaluation circuit | |
CN110133481B (zh) | Io桥接短路的测试方法及测试电路 | |
JP4347473B2 (ja) | 火災感知器設置位置自動検知システム | |
US3863034A (en) | Translator alarm | |
US3863032A (en) | Translator alarm | |
US6928581B1 (en) | Innovative bypass circuit for circuit testing and modification | |
US20170126882A1 (en) | Method and Device for Testing in a DSL Environment | |
SU1038947A1 (ru) | Многоканальное устройство дл контрол логических блоков | |
SU1674018A1 (ru) | Устройство дл контрол операционных усилителей в электронных блоках |