JPS6146868B2 - - Google Patents
Info
- Publication number
- JPS6146868B2 JPS6146868B2 JP56105814A JP10581481A JPS6146868B2 JP S6146868 B2 JPS6146868 B2 JP S6146868B2 JP 56105814 A JP56105814 A JP 56105814A JP 10581481 A JP10581481 A JP 10581481A JP S6146868 B2 JPS6146868 B2 JP S6146868B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- processors
- register
- processor
- connection line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000004364 calculation method Methods 0.000 description 9
- 238000010586 diagram Methods 0.000 description 9
- 238000000034 method Methods 0.000 description 8
- 230000008901 benefit Effects 0.000 description 3
- 239000000470 constituent Substances 0.000 description 2
- 230000001902 propagating effect Effects 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 239000000969 carrier Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
- G06F15/8023—Two dimensional arrays, e.g. mesh, torus
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56105814A JPS588371A (ja) | 1981-07-06 | 1981-07-06 | デ−タ処理装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56105814A JPS588371A (ja) | 1981-07-06 | 1981-07-06 | デ−タ処理装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS588371A JPS588371A (ja) | 1983-01-18 |
JPS6146868B2 true JPS6146868B2 (it) | 1986-10-16 |
Family
ID=14417550
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56105814A Granted JPS588371A (ja) | 1981-07-06 | 1981-07-06 | デ−タ処理装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS588371A (it) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0574168U (ja) * | 1992-01-09 | 1993-10-08 | 株式会社明電舎 | 可変速装置組込回転電機 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4580215A (en) * | 1983-03-08 | 1986-04-01 | Itt Corporation | Associative array with five arithmetic paths |
JPS62147583A (ja) * | 1985-12-23 | 1987-07-01 | Nippon Telegr & Teleph Corp <Ntt> | 並列デ−タ処理装置 |
-
1981
- 1981-07-06 JP JP56105814A patent/JPS588371A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0574168U (ja) * | 1992-01-09 | 1993-10-08 | 株式会社明電舎 | 可変速装置組込回転電機 |
Also Published As
Publication number | Publication date |
---|---|
JPS588371A (ja) | 1983-01-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6073185A (en) | Parallel data processor | |
US7406573B2 (en) | Reconfigurable processor element utilizing both coarse and fine grained reconfigurable elements | |
JPH05100850A (ja) | パイプライン処理装置 | |
JPS62266668A (ja) | 畳込み及び相関用デジタルプロセツサ | |
EP0728337B1 (en) | Parallel data processor | |
US20090282213A1 (en) | Semiconductor integrated circuit | |
EP1384158B1 (en) | An apparatus for controlling access in a data processor | |
US20040133750A1 (en) | Apparatus for controlling access in a data processor | |
JPH0216631A (ja) | セル・スタック | |
JPS6146868B2 (it) | ||
US4972324A (en) | Semiconductor integrated circuit with an improved macro cell pattern | |
JPH0675930A (ja) | 並列プロセッサシステム | |
EP0138951B1 (en) | A self routing steering network | |
US5815728A (en) | Processor array | |
JPH0713957A (ja) | 並列プロセッサ | |
JP3214581B2 (ja) | テスト回路 | |
JPS5840678A (ja) | データ処理装置 | |
JPS62122145A (ja) | マスタスライス方式lsi | |
JPH01106255A (ja) | 論理装置 | |
JPS62273751A (ja) | 集積回路 | |
JPS58166823A (ja) | デイジタル・フイルタ回路の製造方法及び回路 | |
CN116402005A (zh) | 一种提高集成电路芯片面积利用率的布局结构和方法 | |
JP2912462B2 (ja) | 機能メモリ構造によるファジィmax−min合成演算装置 | |
JPH0691157B2 (ja) | 半導体集積回路装置 | |
JPH06139211A (ja) | 並列データ処理装置 |