JPS6146476U - frequency counter - Google Patents

frequency counter

Info

Publication number
JPS6146476U
JPS6146476U JP13131884U JP13131884U JPS6146476U JP S6146476 U JPS6146476 U JP S6146476U JP 13131884 U JP13131884 U JP 13131884U JP 13131884 U JP13131884 U JP 13131884U JP S6146476 U JPS6146476 U JP S6146476U
Authority
JP
Japan
Prior art keywords
wave number
counter
frequency
counting
number counter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP13131884U
Other languages
Japanese (ja)
Inventor
洋 白川
Original Assignee
株式会社東芝
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 株式会社東芝 filed Critical 株式会社東芝
Priority to JP13131884U priority Critical patent/JPS6146476U/en
Publication of JPS6146476U publication Critical patent/JPS6146476U/en
Pending legal-status Critical Current

Links

Landscapes

  • Measuring Frequencies, Analyzing Spectra (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
(57) [Abstract] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の一実施例のブロック図、第2図は第1
図の実施例の動作を説明するためのタイミングチャート
、第3図は第1図の実施例を用いて構成した周波数測定
装置のブロック図、第4図は第3図の装置の動作を説明
するためのフローチャートである。 1・・・・・・クロツクカウンタ、2・・・・・・波数
カウンタ、3,4・・・・・・アンドゲート、5・・・
・・・[)−FF,6・・・・・・cpu, 7・・・
・・・ROM, 8・・・・・・RAM, 9・・・・
・・表示器、10・−・・・・発振器、11・・・・・
・インタフェース。
Figure 1 is a block diagram of an embodiment of the present invention, and Figure 2 is a block diagram of an embodiment of the present invention.
A timing chart for explaining the operation of the embodiment shown in the figure, FIG. 3 is a block diagram of a frequency measuring device configured using the embodiment of FIG. 1, and FIG. This is a flowchart for 1...Clock counter, 2...Wave number counter, 3, 4...And gate, 5...
...[)-FF, 6...cpu, 7...
...ROM, 8...RAM, 9...
・・Display device, 10・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・・ to
·interface.

Claims (2)

【実用新案登録請求の範囲】[Scope of utility model registration request] (1)外部から与えられる所定期間に被測定信号の波数
を計数する波数カウンタと、前記波数カウンタが計数を
開始してから終了するまでの間被測定信号の周波数より
高い基準周波数のクロツク信号の波数を計数するクロツ
クカウンタと、前記波数カウンタの計数値及び前記クロ
ツクカウンタの計数値に基づき被測定信号の周波数を測
定する手段とを具備することする周波数カウンタ。
(1) A wave number counter that counts the wave number of the signal under test during a predetermined period given from the outside, and a clock signal with a reference frequency higher than the frequency of the signal under test from the time the wave number counter starts counting until it finishes counting. A frequency counter comprising: a clock counter for counting wave numbers; and means for measuring the frequency of a signal under test based on the count value of the wave number counter and the count value of the clock counter.
(2)クロツクカウンタは、外部から与えられる所定期
間に波数カウンタが最初の計数を開始したときに動作を
開始し、前記波数カウンタが最終の計数を行なった直後
の被測定信号の1周期分の期間が終了するときに動作を
終了することを特徴とする実用新案登録請求の範囲第(
1)項記載の周波数カウンタ。
(2) The clock counter starts its operation when the wave number counter starts counting for the first time in a predetermined period given from the outside, and operates for one period of the signal under measurement immediately after the wave number counter performs the final counting. Utility model registration claim No. 1 characterized in that the operation ends when the period of
Frequency counter described in section 1).
JP13131884U 1984-08-31 1984-08-31 frequency counter Pending JPS6146476U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13131884U JPS6146476U (en) 1984-08-31 1984-08-31 frequency counter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13131884U JPS6146476U (en) 1984-08-31 1984-08-31 frequency counter

Publications (1)

Publication Number Publication Date
JPS6146476U true JPS6146476U (en) 1986-03-28

Family

ID=30689909

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13131884U Pending JPS6146476U (en) 1984-08-31 1984-08-31 frequency counter

Country Status (1)

Country Link
JP (1) JPS6146476U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02112784A (en) * 1988-10-21 1990-04-25 Tokyo Koku Keiki Kk Distance detecting device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02112784A (en) * 1988-10-21 1990-04-25 Tokyo Koku Keiki Kk Distance detecting device

Similar Documents

Publication Publication Date Title
JPS6146476U (en) frequency counter
JPS6146477U (en) frequency counter
JPS60139280U (en) pulse monitoring device
JPS60191974U (en) Distortion rate measurement circuit
JPS5937699U (en) Relative signal level measuring device for analog signals
JPS6013493U (en) rate measuring device
JPH0175863U (en)
JPS6021970U (en) Pulse modulation wave measurement device
JPS6143729U (en) Motor protection circuit
JPS60139293U (en) timer device
JPH0189373U (en)
JPS6135443U (en) Pulse output control circuit
JPS5927841U (en) Overload prevention device for crusher
JPS59191643U (en) Measurement start signal generation circuit in sample luminescence lifetime measuring device
JPS58175469U (en) Phase difference measuring device
JPS63125425U (en)
JPS6070024U (en) signal converter
JPS61168459U (en)
JPS58175471U (en) Pulse density measuring device
JPS60143368U (en) Harmonic monitoring device
JPS59116863U (en) frequency measurement device
JPS6053090U (en) time signal clock
JPS60168076U (en) Hybrid IC delay time measurement circuit
JPS59122632U (en) information gathering device
JPS58138051U (en) Water leakage monitoring device