JPS6143090A - Transmitting circuit of video signal - Google Patents

Transmitting circuit of video signal

Info

Publication number
JPS6143090A
JPS6143090A JP59165874A JP16587484A JPS6143090A JP S6143090 A JPS6143090 A JP S6143090A JP 59165874 A JP59165874 A JP 59165874A JP 16587484 A JP16587484 A JP 16587484A JP S6143090 A JPS6143090 A JP S6143090A
Authority
JP
Japan
Prior art keywords
signal
circuit
signals
video
color
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP59165874A
Other languages
Japanese (ja)
Inventor
Fumihiko Isogai
磯貝 文彦
Takeshi Fukuhara
福原 毅
Hideto Fujiwara
秀人 藤原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP59165874A priority Critical patent/JPS6143090A/en
Publication of JPS6143090A publication Critical patent/JPS6143090A/en
Pending legal-status Critical Current

Links

Landscapes

  • Color Television Systems (AREA)

Abstract

PURPOSE:To simplify the circuit constitution, to reduce cost and to miniaturize a circuit by A/D-converting sequentially plural analog signals separated from a video signal in the prescribed order, and transmitting serially the digital output signals to a video bus. CONSTITUTION:A synchronizing signal, clock signal SYNC, color signals R, G and B and a luminance signal Y are separated from a color composite video signal 7 inputted to a synchronization/color separation circuit 1. The synchronizing and clock signals are inputted to a control circuit 5, and used for timing the switching signal of a picture. Besides, they are transmitted to a video bus 6 through a transmitting circuit 3. On the other hand, one of the color and luminance signals is selected in a selecting circuit 4 through the specification from the circuit 5, transmitting to an A/D converter 2, converted into a digital signal and transmitted to the bus 6 through the circuit 3. When the color and luminance signals are digitally converted one by one with use of one converter 2 in such a way, the number of A/D converters and that of video buses can be reduced.

Description

【発明の詳細な説明】 〔発明の技術分野〕 この発明は、ロボット等の視覚システムに用いられる画
像処理装置の映像信号処理、送出を行う映像信号送出回
路に関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Technical Field of the Invention] The present invention relates to a video signal transmission circuit that processes and transmits video signals of an image processing device used in a visual system of a robot or the like.

〔従来技術〕[Prior art]

従来この種の装置として第1図に示すものかあうた0図
において、lは同期・カラー分離回路、21〜24はA
/D変換回路、3は送出回路、6はビデオバスである。
A conventional device of this type is shown in FIG. 1. In FIG.
/D conversion circuit, 3 is a sending circuit, and 6 is a video bus.

次に動作について説明する。同期・カラー分離回路lで
は外部のカメラから送られるカラー複合映像信号7を入
力し、同期信号およびクロック信号5YNCを分離し、
これを送出回路3へ送ると、共に、映像信号をカラー信
号、輝度信号(R,G。
Next, the operation will be explained. The synchronization/color separation circuit l inputs the color composite video signal 7 sent from an external camera, separates the synchronization signal and clock signal 5YNC,
When this is sent to the sending circuit 3, the video signal is converted into a color signal and a luminance signal (R, G).

B、Y)に分離し、A/D変換回路21〜24へそれぞ
れ送出する。
B, Y) and sent to A/D conversion circuits 21 to 24, respectively.

A/D変換回路21〜24ではアナログ信号をデジタル
変換し、送出回路3ヘデジタル信号と、A/D*換のク
ロック信号を出力する。送出回路3はドライブ用ICで
構成され、A/D変換回路21〜24並びに同期・カラ
ー分離回路1からの入力信号を外部ビデオバス6に出力
する。
The A/D conversion circuits 21 to 24 convert analog signals into digital signals, and output the digital signals and A/D* converted clock signals to the sending circuit 3. The sending circuit 3 is composed of a drive IC, and outputs input signals from the A/D conversion circuits 21 to 24 and the synchronization/color separation circuit 1 to the external video bus 6.

従来の映像信号送出回路は以上の様に構成されていたの
で、A/D変換回路が4個必要であり、又外部のビデオ
バ、スの信号線が多くなり、こ6妙め回路が高価で、複
雑になる等の欠点があった。
Since the conventional video signal transmission circuit was configured as described above, four A/D conversion circuits were required, and the number of signal lines for the external video bus increased, making these six complicated circuits expensive. , there were drawbacks such as complexity.

〔発明の概要〕[Summary of the invention]

この発明は上記のような従来のものの欠点を除去するた
めになされたもので、映像信号より分離された複数のア
ナログ信号を所望の順序で順次A/D変換し、そのデジ
タル出力信号を直列にビデオバスに送出することにより
、安価かつ小型に構成できる映像信号送出回路を提供す
ることを目的としている。
This invention was made in order to eliminate the drawbacks of the conventional ones as described above, and it sequentially A/D converts a plurality of analog signals separated from a video signal in a desired order, and serially converts the digital output signals. The object of the present invention is to provide a video signal transmission circuit that can be configured at low cost and in a small size by transmitting video signals to a video bus.

〔発明の実施例〕[Embodiments of the invention]

以下、この発明の実施例を図について説明すふ第2図は
この発明の一実施例による映像信号送出回路を示す。図
において、lは同期・カラー分離回路、2はA/D変換
回路、3は送出回路、4は後述するコントロール回路か
らの指示によりカラー信号(R,G、B)又は輝度信号
(Y)を切換選択するための選択回路、5は上記A/D
変換回路2へ入力するカラー信号、輝度信号の切換選択
を行なう為の2ビツトの選択信号を出力するコントロー
ル−路で、このコントロール回路5を制御する上位Φコ
ントローラであるホストシステム(ホストI /F)へ
接続されている。また、このコントロール回路5は、上
記カラー信号及び輝度信号より分離さ゛れた同期信号お
よびクロック信号が入力されるとともにこれを送出回路
3に出力する。
Embodiments of the present invention will be described below with reference to the drawings. FIG. 2 shows a video signal sending circuit according to an embodiment of the present invention. In the figure, l is a synchronization/color separation circuit, 2 is an A/D conversion circuit, 3 is a sending circuit, and 4 is a color signal (R, G, B) or a luminance signal (Y) according to instructions from a control circuit described later. A selection circuit for switching selection, 5 is the above A/D
This is a control path that outputs a 2-bit selection signal for selecting the color signal and brightness signal input to the conversion circuit 2, and is connected to the host system (host I/F) which is the upper Φ controller that controls this control circuit 5. ) is connected to. Further, this control circuit 5 receives input of a synchronization signal and a clock signal separated from the color signal and luminance signal, and outputs these to the sending circuit 3.

次に動作について説明する。同期・カラー分離回路1と
送出回路3とは従来のものと同じ動作をする。そして、
上位のホストシステムに接続されているコントロール回
路5にはカラー信号、輝度信号を直列に送出する順序が
、ホストシステムからの指示により所望の組合せ手順で
記憶されており、1画面毎に、その切換選択信号を選択
回路4^・送る。ここで選択用の信号としては、2ビツ
ト(SQ、31)あればよく、この信号によりRlG、
B、Yの各信号の切換が可能である。ここで4つの信号
R,G、B、Y全てを送出する必要はなく、場合によっ
てはY信号のみ、又はY、R。
Next, the operation will be explained. The synchronization/color separation circuit 1 and the sending circuit 3 operate in the same manner as conventional ones. and,
In the control circuit 5 connected to the upper host system, the order in which color signals and luminance signals are sent in series is stored in a desired combination procedure according to instructions from the host system, and the switching is performed for each screen. Send the selection signal to the selection circuit 4^. Here, the selection signal only needs to be 2 bits (SQ, 31), and this signal allows RlG,
It is possible to switch between the B and Y signals. Here, it is not necessary to send all four signals R, G, B, and Y, and depending on the case, only the Y signal or Y, R.

Y、 R,・・・の2種類の隼号のみを送出するように
してもよい。
Only two types of Hayabusa, Y, R, . . . may be transmitted.

このような回路を備えた本実施例装置において、同期・
カラー分1Illia路!へ入力されたカラー複合映像
信号7は、同期□信号およびクロック・、信号5YNC
,カラー信号(R,G、B)、輝度信号(Y)に分離さ
れる。同期信、号およびクロック信号はコントロール回
路5へ入力され、画像の切換信号のタイミング用として
使用される他、送出回路・3を経てビデオバス6へ送出
される。一方、カラー信号、輝度信号は前記コントロー
ル回路5からの指示により選択面w!4でその1つが選
択され、A/D変換回路2へ送られ、該A/D変換変換
路2でデジタル信号に変換″され、該信′号は送出1回
路3を経゛て、ビデオバス゛6へ送出される。さらに、
コントロール回路5からの2ビツトの選択信号も送出回
路3を経て、ビデオバス6へ送出される。
In this embodiment device equipped with such a circuit, synchronization and
Color minute 1 Illia road! The color composite video signal 7 input to the synchronous □ signal and the clock signal 5YNC
, color signals (R, G, B), and luminance signals (Y). The synchronization signal, signal and clock signal are input to the control circuit 5, used for timing the image switching signal, and are also sent to the video bus 6 via the sending circuit 3. On the other hand, the color signal and brightness signal are selected by the control circuit 5 according to the instructions from the control circuit 5! 4, one of them is selected and sent to the A/D conversion circuit 2, where it is converted into a digital signal. is sent to.Furthermore,
A 2-bit selection signal from the control circuit 5 is also sent to the video bus 6 via the sending circuit 3.

このように、本実施例の構成によれば、1個のA/D変
換器2を用いてカラー信号、輝度信号を順次デジタル変
換するようにしたので、A/D変換器及びビデオバスの
信号線の数を減少でき、その結果安価でかつ小型の装置
とすることができる。
As described above, according to the configuration of this embodiment, one A/D converter 2 is used to sequentially convert the color signal and the luminance signal into digital signals, so that the signals of the A/D converter and video bus are The number of wires can be reduced, resulting in an inexpensive and compact device.

なお上記実施例では同期・カラー分離回路を設けたもp
を示したが、この部分の機能がカメラ側にあれば、カメ
ラからカラー信号、輝度信号ならびに同期信号を直接入
力してもよい。また、送出信号の切換を−、l1iJI
A単位で行うものについて説明したが、1水平走査時間
のN倍、又は1画像単位のN4Iで、行うものであって
もよい。
Note that in the above embodiment, a synchronization/color separation circuit is provided.
However, if this function is provided on the camera side, the color signal, brightness signal, and synchronization signal may be input directly from the camera. In addition, the switching of the sending signal is -, l1iJI
Although the description has been given of the method performed in units of A, it may also be performed in N4I times of one horizontal scanning time or in units of one image.

また上記実施例では、カラー複合映像信号、の映像、信
号をR,G、BおよびY信号に分離するものにつ゛いて
説明したが、これ以外の複数のアナログ信号に分離する
ようにしてもよく、上記実施例と、同様・の、効果を奏
する。 。
Furthermore, in the above embodiment, the video signal of the color composite video signal is separated into R, G, B, and Y signals, but it may be separated into multiple analog signals other than this. , similar effects to those of the above embodiment are achieved. .

〔発明の、効果〕〔Effect of the invention〕

以上のように、この発明に係る映像信号送出回路によれ
ば、映像信号より分離された複数のアナ −ログ信号を
時分割でA/D変換し、そのデジタル出力信号を直列に
ビデオバスに送出するように構・成したので、回路が安
価にでき、しかもビデオバスの配線が簡単になる効果が
ある。
As described above, according to the video signal sending circuit according to the present invention, a plurality of analog signals separated from the video signal are A/D converted in a time division manner, and the digital output signals are sent out in series to the video bus. Since the circuit is constructed in such a manner that the circuit can be made at low cost and the wiring of the video bus can be simplified.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は従来の映像信号送出回路を示すブロック図、第
2図はこの発明0一実施例による映像信号送出回路を示
すブロック図である。 2・・・A/D変換回路、3・・・送出回路、4・・・
選択回路、5・・・コントロール回路、6・・・ビデオ
バス。 なお図中同一符号は同−又は相当部分を示す。
FIG. 1 is a block diagram showing a conventional video signal sending circuit, and FIG. 2 is a block diagram showing a video signal sending circuit according to an embodiment of the present invention. 2... A/D conversion circuit, 3... Sending circuit, 4...
Selection circuit, 5...control circuit, 6...video bus. Note that the same reference numerals in the figures indicate the same or equivalent parts.

Claims (1)

【特許請求の範囲】[Claims] (1)映像信号より分離された複数のアナログ信号を入
力としこの複数のアナログ信号のうちの1つを後述の選
択信号に応じて選択する選択回路と、該選択回路からの
アナログ出力信号をA/D変換する1個のA/D変換回
路と、上記映像信号より分離された同期信号およびクロ
ック信号を入力とし上記選択回路の選択手順を決める選
択信号と同期信号およびクロック信号とを出力する制御
回路と、上記A/D変換回路からのデジタル出力信号、
上記制御回路からの選択信号と上記同期信号、およびク
ロック信号とを外部ビデオバスに出力する送出回路とを
備えたことを特徴とする映像信号送出回路。
(1) A selection circuit that inputs a plurality of analog signals separated from a video signal and selects one of the plurality of analog signals according to a selection signal described later, and an analog output signal from the selection circuit. control for inputting one A/D conversion circuit that performs /D conversion, a synchronization signal and a clock signal separated from the video signal, and outputting a selection signal, a synchronization signal, and a clock signal that determine the selection procedure of the selection circuit; a circuit, and a digital output signal from the A/D conversion circuit,
A video signal sending circuit comprising: a sending circuit that outputs a selection signal from the control circuit, the synchronization signal, and a clock signal to an external video bus.
JP59165874A 1984-08-06 1984-08-06 Transmitting circuit of video signal Pending JPS6143090A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59165874A JPS6143090A (en) 1984-08-06 1984-08-06 Transmitting circuit of video signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59165874A JPS6143090A (en) 1984-08-06 1984-08-06 Transmitting circuit of video signal

Publications (1)

Publication Number Publication Date
JPS6143090A true JPS6143090A (en) 1986-03-01

Family

ID=15820618

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59165874A Pending JPS6143090A (en) 1984-08-06 1984-08-06 Transmitting circuit of video signal

Country Status (1)

Country Link
JP (1) JPS6143090A (en)

Similar Documents

Publication Publication Date Title
JP2521183Y2 (en) Digital signal processing circuit
JPS6143090A (en) Transmitting circuit of video signal
JPS61161885A (en) Video signal sending circuit
JPH04342010A (en) Sensor controller
US7787690B2 (en) Image compression and expansion device
EP0341989A2 (en) Apparatus for simultaneously outputting plural image signals derived from a video signal, comprising a single digital-to- analogue converter
JPH04348676A (en) Synchronizing method for video device
JPH05344407A (en) Video camera and its control method
JPS61264884A (en) Image converter
JP2881788B2 (en) Video signal switching device
JPS63232758A (en) Video camera system device
JPH0518515B2 (en)
JP2653122B2 (en) Video signal selection device
KR960008071Y1 (en) Output circuit of analog synchronous signal
JPS6247294A (en) Picture input and output device
JPS6339281A (en) Signal switching device
JPH09182111A (en) Method and device for processing video signal
JPS62102689A (en) Video interface device
JPH03132695A (en) Video processor
JPS63292299A (en) Output circuit for alarm test signal
JPS61179694A (en) Still picture transmitting device
JPS63100892A (en) Still picture transmission equipment
JPS60153672A (en) Video signal controller
JPH0553429B2 (en)
JPH04273692A (en) Time axis compressing circuit for dot sequential signal