JPS614202U - 位相差制御装置 - Google Patents
位相差制御装置Info
- Publication number
- JPS614202U JPS614202U JP8152085U JP8152085U JPS614202U JP S614202 U JPS614202 U JP S614202U JP 8152085 U JP8152085 U JP 8152085U JP 8152085 U JP8152085 U JP 8152085U JP S614202 U JPS614202 U JP S614202U
- Authority
- JP
- Japan
- Prior art keywords
- phase difference
- control device
- difference control
- circuit
- logic gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Feedback Control In General (AREA)
- Pulse Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8152085U JPS614202U (ja) | 1985-05-30 | 1985-05-30 | 位相差制御装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8152085U JPS614202U (ja) | 1985-05-30 | 1985-05-30 | 位相差制御装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS614202U true JPS614202U (ja) | 1986-01-11 |
| JPS6343526Y2 JPS6343526Y2 (cs) | 1988-11-14 |
Family
ID=30628378
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8152085U Granted JPS614202U (ja) | 1985-05-30 | 1985-05-30 | 位相差制御装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS614202U (cs) |
-
1985
- 1985-05-30 JP JP8152085U patent/JPS614202U/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6343526Y2 (cs) | 1988-11-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB901445A (en) | Improvements in or relating to pulse-generating arrangements | |
| JPS614202U (ja) | 位相差制御装置 | |
| GB1449874A (en) | Binary divider circuit | |
| JPS5296529A (en) | Channel divider | |
| GB1425517A (en) | Timing mode selector | |
| JPS5312256A (en) | Master slave type flip flop | |
| JPH03120127U (cs) | ||
| JPS55163675A (en) | Memory signal generator | |
| JPS5822155Y2 (ja) | オヤコシキデンキドケイノシユウセイシンゴウハツセイソウチ | |
| JPH0268583U (cs) | ||
| JPS6234800U (cs) | ||
| JPS5815237U (ja) | 同期装置 | |
| JPS61131130U (cs) | ||
| JPH0342477U (cs) | ||
| JPS60112128U (ja) | センサ−回路 | |
| JPS58107649U (ja) | 時分割多重伝送システムの中継器 | |
| JPS5380984A (en) | Semiconductor logical circuit device | |
| JPS589952B2 (ja) | ジドウリズムエンソウソウチ | |
| JPH0466816U (cs) | ||
| JPS6310471U (cs) | ||
| JPS6284234U (cs) | ||
| JPS63140732U (cs) | ||
| JPS581566B2 (ja) | パルス発生回路 | |
| GB1172585A (en) | Acoustical Alarm | |
| NL7608320A (en) | Synchronising circuit for timing signal using cascaded flip=flops - uses one flip=flop as polarity detector of signal and connects to second via delay by logic |