JPS6140030U - variable attenuator - Google Patents
variable attenuatorInfo
- Publication number
- JPS6140030U JPS6140030U JP12388684U JP12388684U JPS6140030U JP S6140030 U JPS6140030 U JP S6140030U JP 12388684 U JP12388684 U JP 12388684U JP 12388684 U JP12388684 U JP 12388684U JP S6140030 U JPS6140030 U JP S6140030U
- Authority
- JP
- Japan
- Prior art keywords
- control circuit
- gain control
- path
- variable attenuator
- pin diode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Attenuators (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は本考案第一実施例装置の構成を示す回路接続図
。
第２図は本考案第二実施例装置の構成を示す回路接続図
。
第３図は従来例装置の構成を示す回路接続図。
第４図は動作特性図。１００，２００，３００・・・可
変減衰器、１０１，２０１，３０１・・・入力端子、１
０２，２０２，３０２・・・出力端子、１０３，２０３
，３０３・・・制御電源端子、１０４，２０４，３０４
・・・制御電圧端子、１１０，１１１，２１０，２１１
，３１０，３１１・・・ＰＩＮダイオード、５００・・
・自動利得制御回路。FIG. 1 is a circuit connection diagram showing the configuration of a device according to a first embodiment of the present invention. FIG. 2 is a circuit connection diagram showing the configuration of a device according to a second embodiment of the present invention. FIG. 3 is a circuit connection diagram showing the configuration of a conventional device. Figure 4 is an operating characteristic diagram. 100,200,300...variable attenuator, 101,201,301...input terminal, 1
02,202,302...output terminal, 103,203
, 303... Control power supply terminal, 104, 204, 304
...Control voltage terminal, 110, 111, 210, 211
, 310, 311...PIN diode, 500...
・Automatic gain control circuit.
Claims (1)
第一の径路に挿入され上記利得制御回路の出力電流によ
りバイアスされる第一のＰＩＮダイオードと、 上記第一の径路に並列に接続された第二の径路に挿入さ
れ、上記利得制御回路の出力電流によりバイアスされる
第二のＰＩＮダイオードと、，上記第一のＰＩＮダイオ
ードの出力側から共通電位に接続され上記バイアス電流
の通路になるバイアス抵抗と を含む可変減衰器において、 上記バイアス抵抗に直列に接続された第三のＰＩＮダイ
オード を備えたことを特徴とする可変減衰器。[Claims for Utility Model Registration] A gain control circuit that provides a variable DC bias current; and a gain control circuit that is inserted into a first path from a high-frequency signal input terminal to a high-frequency signal output terminal and that is biased by the output current of the gain control circuit. a second PIN diode inserted into a second path connected in parallel to the first path and biased by the output current of the gain control circuit; A variable attenuator including a bias resistor connected to a common potential from the output side of the PIN diode and serving as a path for the bias current, characterized by comprising a third PIN diode connected in series to the bias resistor. Variable attenuator.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12388684U JPS6140030U (en) | 1984-08-13 | 1984-08-13 | variable attenuator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12388684U JPS6140030U (en) | 1984-08-13 | 1984-08-13 | variable attenuator |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6140030U true JPS6140030U (en) | 1986-03-13 |
| JPH0210666Y2 JPH0210666Y2 (en) | 1990-03-16 |
Family
ID=30682618
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12388684U Granted JPS6140030U (en) | 1984-08-13 | 1984-08-13 | variable attenuator |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6140030U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02150628U (en) * | 1989-05-22 | 1990-12-27 |
-
1984
- 1984-08-13 JP JP12388684U patent/JPS6140030U/en active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02150628U (en) * | 1989-05-22 | 1990-12-27 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0210666Y2 (en) | 1990-03-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5981113U (en) | Output power control circuit | |
| JPS6140030U (en) | variable attenuator | |
| JPS59108230U (en) | Camera photometry circuit | |
| JPS599619U (en) | amplifier circuit | |
| JPS58173921U (en) | Gain switching circuit for current-voltage conversion | |
| JPS6034620U (en) | Overcurrent protection circuit | |
| JPS6022016U (en) | automatic power control circuit | |
| JPS60167432U (en) | high frequency switch | |
| JPS58121416U (en) | High frequency amplifier circuit | |
| JPS59126314U (en) | power circuit | |
| JPS6020625U (en) | Stabilized power supply circuit | |
| JPS5884691U (en) | tape recorder with radio | |
| JPS59119622U (en) | amplifier | |
| JPS58175415U (en) | sensor circuit | |
| JPS619908U (en) | Muting circuit | |
| JPS60189131U (en) | variable resistance circuit | |
| JPS61149420U (en) | ||
| JPS5950118U (en) | gain control circuit | |
| JPS6244524U (en) | ||
| JPS6074317U (en) | High efficiency power amplifier | |
| JPS59147313U (en) | amplifier circuit | |
| JPS6029286U (en) | Power supply voltage abnormality detection circuit | |
| JPS6074319U (en) | FET amplifier | |
| JPS5920740U (en) | squelch circuit | |
| JPS59183015U (en) | amplifier |