JPS613265A - マルチcpuにおける伝送デ−タのチエツク方式 - Google Patents
マルチcpuにおける伝送デ−タのチエツク方式Info
- Publication number
- JPS613265A JPS613265A JP59123371A JP12337184A JPS613265A JP S613265 A JPS613265 A JP S613265A JP 59123371 A JP59123371 A JP 59123371A JP 12337184 A JP12337184 A JP 12337184A JP S613265 A JPS613265 A JP S613265A
- Authority
- JP
- Japan
- Prior art keywords
- command
- code
- cpu
- transmitted
- slave
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Detection And Prevention Of Errors In Transmission (AREA)
- Communication Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59123371A JPS613265A (ja) | 1984-06-15 | 1984-06-15 | マルチcpuにおける伝送デ−タのチエツク方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59123371A JPS613265A (ja) | 1984-06-15 | 1984-06-15 | マルチcpuにおける伝送デ−タのチエツク方式 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3017825A Division JPH03246659A (ja) | 1991-02-08 | 1991-02-08 | マルチcpuにおける伝送データのチェック方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS613265A true JPS613265A (ja) | 1986-01-09 |
| JPH0353663B2 JPH0353663B2 (de) | 1991-08-15 |
Family
ID=14858924
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59123371A Granted JPS613265A (ja) | 1984-06-15 | 1984-06-15 | マルチcpuにおける伝送デ−タのチエツク方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS613265A (de) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6283734A (ja) * | 1985-10-08 | 1987-04-17 | Canon Inc | カメラ |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5123012A (de) * | 1974-08-21 | 1976-02-24 | Hitachi Ltd |
-
1984
- 1984-06-15 JP JP59123371A patent/JPS613265A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5123012A (de) * | 1974-08-21 | 1976-02-24 | Hitachi Ltd |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6283734A (ja) * | 1985-10-08 | 1987-04-17 | Canon Inc | カメラ |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0353663B2 (de) | 1991-08-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| FI92262B (fi) | Joustava väyläjärjestelmä | |
| US4777595A (en) | Apparatus for transferring blocks of information from one node to a second node in a computer network | |
| DE69419525T2 (de) | Nachrichten-einrichtung für ein massiv paralleles verarbeitungsystem | |
| US5115499A (en) | Shared computer resource allocation system having apparatus for informing a requesting computer of the identity and busy/idle status of shared resources by command code | |
| US5687314A (en) | Method and apparatus for assisting data bus transfer protocol | |
| EP0139563B1 (de) | Steuermechanismus für Mehrprozessorsystem | |
| US5410650A (en) | Message control system for data communication system | |
| US4858234A (en) | Method and apparatus for error recovery in a multibus computer system | |
| CN1003891B (zh) | 多计算机系统程序管理方法 | |
| EP0094177A2 (de) | Gerät zur direkten Speicher-zu-Speicherübertragung zwischen Rechnern | |
| EP0380093B1 (de) | Datenübertragungssteuerung unter Verwendung von Scheinsignalen zum fortlaufenden Betrieb unter unbedeutenden fehlerhaften Zuständen | |
| JPS613265A (ja) | マルチcpuにおける伝送デ−タのチエツク方式 | |
| US4910732A (en) | Onechip-computers as network-controller and computer | |
| JPH04297942A (ja) | 待ち行列を使用してトランザクションを発生する装置及びその方法 | |
| JPH03246659A (ja) | マルチcpuにおける伝送データのチェック方法 | |
| CN119316090B (zh) | 一种机车硬线重联信号安全传输方法、系统及重联机车 | |
| EP0378398B1 (de) | Datenverarbeitungssystem mit Mitteln zur Zustandserkennung der Befehle empfangenden Datenverarbeitungseinrichtung | |
| JP7780593B1 (ja) | フェールセーフコンピュータシステム | |
| EP0160428B1 (de) | Selbstprüfendes Datenverarbeitungssystem mit Prüfmasterarbitrierung | |
| EP0577431A2 (de) | Verfahren zur Rückstellung gekoppelter Module und ein dieses Verfahren verwendendes System | |
| JPS58176742A (ja) | センタ−伝送システムにおける精算デ−タの処理方式 | |
| TW202609557A (zh) | 故障安全電腦系統 | |
| JPH0152774B2 (de) | ||
| JPS60195659A (ja) | バス制御方式 | |
| JPS63304356A (ja) | Dmaデ−タ転送の正常性検査方式 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |