JPS6131897B2 - - Google Patents

Info

Publication number
JPS6131897B2
JPS6131897B2 JP53076842A JP7684278A JPS6131897B2 JP S6131897 B2 JPS6131897 B2 JP S6131897B2 JP 53076842 A JP53076842 A JP 53076842A JP 7684278 A JP7684278 A JP 7684278A JP S6131897 B2 JPS6131897 B2 JP S6131897B2
Authority
JP
Japan
Prior art keywords
microcomputer
flip
input
instructions
instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP53076842A
Other languages
English (en)
Japanese (ja)
Other versions
JPS553093A (en
Inventor
Akira Takai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP7684278A priority Critical patent/JPS553093A/ja
Publication of JPS553093A publication Critical patent/JPS553093A/ja
Publication of JPS6131897B2 publication Critical patent/JPS6131897B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)
JP7684278A 1978-06-23 1978-06-23 Integrated circuit for development of computer Granted JPS553093A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7684278A JPS553093A (en) 1978-06-23 1978-06-23 Integrated circuit for development of computer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7684278A JPS553093A (en) 1978-06-23 1978-06-23 Integrated circuit for development of computer

Publications (2)

Publication Number Publication Date
JPS553093A JPS553093A (en) 1980-01-10
JPS6131897B2 true JPS6131897B2 (cs) 1986-07-23

Family

ID=13616912

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7684278A Granted JPS553093A (en) 1978-06-23 1978-06-23 Integrated circuit for development of computer

Country Status (1)

Country Link
JP (1) JPS553093A (cs)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5835647A (ja) * 1981-08-27 1983-03-02 Nec Corp マイクロコンピユ−タの評価装置
JP2659147B2 (ja) * 1991-04-15 1997-09-30 三洋電機株式会社 評価用マイクロコンピュータ

Also Published As

Publication number Publication date
JPS553093A (en) 1980-01-10

Similar Documents

Publication Publication Date Title
US5944813A (en) FPGA input output buffer with registered tristate enable
US4878174A (en) Flexible ASIC microcomputer permitting the modular modification of dedicated functions and macroinstructions
US4876640A (en) Logic controller having programmable logic "and" array using a programmable gray-code counter
JPS6361691B2 (cs)
US5367649A (en) Programmable controller
US6460131B1 (en) FPGA input output buffer with registered tristate enable
US4435763A (en) Multiprogrammable input/output circuitry
US5652844A (en) Flexible pin configuration for use in a data processing system during a reset operation and method therefor
US4434465A (en) Shared microinstruction states in control ROM addressing for a microcoded single chip microcomputer
US5606715A (en) Flexible reset configuration of a data processing system and method therefor
JPS6131897B2 (cs)
US4432052A (en) Microcomputer device using dispatch addressing of control ROM
US4428047A (en) Addressing a control ROM in a microcoded single-chip microcomputer using the output signals of the control ROM
EP0633529B1 (en) Emulation system for microcomputer
KR900005284B1 (ko) 마이크로 컴퓨터
US5179668A (en) Signal processor
JP2826309B2 (ja) 情報処理装置
JPS6126979Y2 (cs)
JPS6330658B2 (cs)
US6253263B1 (en) System with logic gates having a progressive number of inputs connected to a first connection matrix receiving signals to be arbitrated from peripheral devices
JPH1139185A (ja) エミュレート装置
JPS5812241Y2 (ja) 制御装置
JPS6311706B2 (cs)
JP2922963B2 (ja) シーケンスコントローラ
JPS62151968A (ja) マイクロコンピユ−タ