JPS6130147U - Composite terminal device - Google Patents
Composite terminal deviceInfo
- Publication number
- JPS6130147U JPS6130147U JP11150184U JP11150184U JPS6130147U JP S6130147 U JPS6130147 U JP S6130147U JP 11150184 U JP11150184 U JP 11150184U JP 11150184 U JP11150184 U JP 11150184U JP S6130147 U JPS6130147 U JP S6130147U
- Authority
- JP
- Japan
- Prior art keywords
- buzzer
- terminal device
- microprocessors
- composite terminal
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Debugging And Monitoring (AREA)
- Multi Processors (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図璧本考案の実施例を示したブロック図である。
１，３．５・・：・・・マイクロ・プロセッサ，２，４
，６・・・・・・Ｉ／Ｏポート、７・・間論理和回路、
８・・・・・・ブザー駆動回路、９・・曲ブザー。FIG. 1 is a block diagram showing an embodiment of the present invention. 1, 3.5...: Microprocessor, 2, 4
, 6...I/O port, 7... logical sum circuit,
8...Buzzer drive circuit, 9...Song buzzer.
Claims (1)
ロセッサに接続される入出力ポートと、前記各マイクロ
・プロセッサから前記入出力ポートを通して出力される
ブザー鳴動指示信号の論理和を得る回路と、ブザーと、
前記論和出力に応じて前記ブザーを鳴動させるブザー駆
動回路とを有する複合端末装置。a plurality of microprocessors, an input/output port connected to each of the microprocessors, a circuit for obtaining a logical OR of a buzzer sounding instruction signal outputted from each of the microprocessors through the input/output port, and a buzzer; ,
and a buzzer drive circuit that causes the buzzer to sound in response to the OR output.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11150184U JPS6130147U (en) | 1984-07-23 | 1984-07-23 | Composite terminal device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11150184U JPS6130147U (en) | 1984-07-23 | 1984-07-23 | Composite terminal device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6130147U true JPS6130147U (en) | 1986-02-22 |
Family
ID=30670587
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11150184U Pending JPS6130147U (en) | 1984-07-23 | 1984-07-23 | Composite terminal device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6130147U (en) |
-
1984
- 1984-07-23 JP JP11150184U patent/JPS6130147U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6130147U (en) | Composite terminal device | |
| JPS6119859U (en) | diagnostic circuit | |
| JPS5836445U (en) | Data selection circuit | |
| JPS58159035U (en) | Pocket board device | |
| JPS5984697U (en) | Arithmetic circuit | |
| JPS6071962U (en) | Operation mode setting device | |
| JPS5847945U (en) | Request signal processing circuit | |
| JPS60584U (en) | Alarm Clock | |
| JPS60127099U (en) | Sound addition device | |
| JPS59117974U (en) | Measurement mode switching circuit | |
| JPS601037U (en) | binary circuit | |
| JPS5992929U (en) | Memory monitoring device for DMA device | |
| JPS58176231U (en) | Operation control device | |
| JPS58113139U (en) | Key switch response circuit | |
| JPS586494U (en) | output synthesizer | |
| JPS5832438U (en) | electronic calculation scale | |
| JPS60114423U (en) | mixing equipment | |
| JPS60153355U (en) | Multi-CPU system control device | |
| JPS5866434U (en) | Operation board | |
| JPS6095609U (en) | control circuit device | |
| JPS5988705U (en) | alarm circuit | |
| JPS60193599U (en) | Noise removal device in echo circuit | |
| JPS6059686U (en) | signal monitoring circuit | |
| JPS59118036U (en) | data input circuit | |
| JPS6056098U (en) | Reverberation adding device with analog mixer circuit |