JPS6128141B2 - - Google Patents
Info
- Publication number
- JPS6128141B2 JPS6128141B2 JP56022553A JP2255381A JPS6128141B2 JP S6128141 B2 JPS6128141 B2 JP S6128141B2 JP 56022553 A JP56022553 A JP 56022553A JP 2255381 A JP2255381 A JP 2255381A JP S6128141 B2 JPS6128141 B2 JP S6128141B2
- Authority
- JP
- Japan
- Prior art keywords
- error
- cpu
- execution
- logic device
- control circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000011084 recovery Methods 0.000 claims description 13
- 238000001514 detection method Methods 0.000 claims description 8
- 238000000034 method Methods 0.000 claims description 7
- 238000010586 diagram Methods 0.000 description 2
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Retry When Errors Occur (AREA)
- Hardware Redundancy (AREA)
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56022553A JPS57137949A (en) | 1981-02-18 | 1981-02-18 | Error recovery system of logical device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56022553A JPS57137949A (en) | 1981-02-18 | 1981-02-18 | Error recovery system of logical device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57137949A JPS57137949A (en) | 1982-08-25 |
JPS6128141B2 true JPS6128141B2 (de) | 1986-06-28 |
Family
ID=12086030
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56022553A Granted JPS57137949A (en) | 1981-02-18 | 1981-02-18 | Error recovery system of logical device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57137949A (de) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6341943A (ja) * | 1986-08-08 | 1988-02-23 | Nec Corp | 論理装置のエラ−回復方式 |
DE69021712T2 (de) * | 1990-02-08 | 1996-04-18 | Ibm | Wiederanlaufkennzeichnungsmechanismus für fehlertolerierende Systeme. |
JPH06236289A (ja) * | 1993-02-08 | 1994-08-23 | Kofu Nippon Denki Kk | 情報処理装置 |
JPH08329026A (ja) * | 1995-06-05 | 1996-12-13 | Nec Corp | 2重化プロセッサシステム |
-
1981
- 1981-02-18 JP JP56022553A patent/JPS57137949A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS57137949A (en) | 1982-08-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2552651B2 (ja) | 再構成可能なデュアル・プロセッサ・システム | |
US6393590B1 (en) | Method and apparatus for ensuring proper functionality of a shared memory, multiprocessor system | |
JPH079625B2 (ja) | フォールトトレラントな能力を備えたコンピュータ | |
EP0433979A2 (de) | Fehlertolerantes Rechnersystem mit Online-Wiedereinfügung und Abschaltung/Start | |
EP0447576A1 (de) | Synchronisation eines fehlertolerierenden Rechnersystems mit mehreren Prozessoren | |
JPH0792765B2 (ja) | 入/出力コントローラ | |
JPS6053339B2 (ja) | 論理装置のエラ−回復方式 | |
JPH0950424A (ja) | ダンプ採取装置およびダンプ採取方法 | |
EP0683456B1 (de) | Fehlertolerantes Rechnersystem mit Online-Wiedereinfügung und Abschaltung/Start | |
US20040193735A1 (en) | Method and circuit arrangement for synchronization of synchronously or asynchronously clocked processor units | |
JPH09251443A (ja) | 情報処理システムのプロセッサ障害回復処理方法 | |
US5905875A (en) | Multiprocessor system connected by a duplicated system bus having a bus status notification line | |
JP4218538B2 (ja) | コンピュータシステム、バスコントローラ及びそれらに用いるバス障害処理方法 | |
JPS6128141B2 (de) | ||
JPH10116261A (ja) | 並列計算機システムのチェックポイントリスタート方法 | |
JPS622334B2 (de) | ||
JPS6113626B2 (de) | ||
JP2922981B2 (ja) | タスクの実行継続方法 | |
JPH07111684B2 (ja) | 論理装置のエラー回復方式 | |
JPH05216855A (ja) | マルチcpu制御方式 | |
JPH03119432A (ja) | 論理装置のエラー回復方式 | |
JPH04211841A (ja) | 二重化処理装置 | |
JP2776815B2 (ja) | 多重プロセッサシステムの障害回復方法 | |
JPS635779B2 (de) | ||
JPH0471037A (ja) | 電子計算機の二重化方式 |