JPS6126734B2 - - Google Patents
Info
- Publication number
- JPS6126734B2 JPS6126734B2 JP5167978A JP5167978A JPS6126734B2 JP S6126734 B2 JPS6126734 B2 JP S6126734B2 JP 5167978 A JP5167978 A JP 5167978A JP 5167978 A JP5167978 A JP 5167978A JP S6126734 B2 JPS6126734 B2 JP S6126734B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- counting
- type flip
- ffs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000007257 malfunction Effects 0.000 description 8
- 239000013256 coordination polymer Substances 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 230000010354 integration Effects 0.000 description 3
- 230000002265 prevention Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 230000002159 abnormal effect Effects 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 230000002452 interceptive effect Effects 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
- H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
- H03K23/502—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits with a base or a radix other than a power of two
- H03K23/505—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits with a base or a radix other than a power of two with a base which is an odd number
Landscapes
- Manipulation Of Pulses (AREA)
- Electronic Switches (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5167978A JPS54143055A (en) | 1978-04-28 | 1978-04-28 | Counter circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5167978A JPS54143055A (en) | 1978-04-28 | 1978-04-28 | Counter circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54143055A JPS54143055A (en) | 1979-11-07 |
JPS6126734B2 true JPS6126734B2 (enrdf_load_stackoverflow) | 1986-06-21 |
Family
ID=12893560
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5167978A Granted JPS54143055A (en) | 1978-04-28 | 1978-04-28 | Counter circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54143055A (enrdf_load_stackoverflow) |
-
1978
- 1978-04-28 JP JP5167978A patent/JPS54143055A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS54143055A (en) | 1979-11-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3753014A (en) | Fast inhibit gate with applications | |
US3932734A (en) | Binary parallel adder employing high speed gating circuitry | |
US4835422A (en) | Arbiter circuits with metastable free outputs | |
JPH0763135B2 (ja) | 半導体集積論理回路 | |
US5339345A (en) | Frequency divider circuit | |
JP3732556B2 (ja) | クロック供給回路 | |
US3751683A (en) | Combined data and set-reset flip-flop with provisions for eliminating race conditions | |
US3970867A (en) | Synchronous counter/divider using only four NAND or NOR gates per bit | |
JPS6126735B2 (enrdf_load_stackoverflow) | ||
US4085341A (en) | Integrated injection logic circuit having reduced delay | |
JPS6126734B2 (enrdf_load_stackoverflow) | ||
US3109990A (en) | Ring counter with unique gating for self correction | |
US3541356A (en) | Rs,jk flip-flop building block for logical circuits | |
US3535544A (en) | Multistable circuit arrangements responsive to clock pulses (jk flip-flops) | |
JP2520962B2 (ja) | カウンタ回路 | |
JPS60116021A (ja) | プログラマブルタイマ | |
US3694666A (en) | Transistor logic circuits | |
GB2085249A (en) | Latch circuits | |
US4071904A (en) | Current mode multiple-generating register | |
JPS6130451B2 (enrdf_load_stackoverflow) | ||
US3448388A (en) | Strobe gate circuit | |
EP0237322A2 (en) | Latch circuit | |
GB1454190A (en) | Logical arrays | |
US3599184A (en) | Storage circuit | |
JPH0352041Y2 (enrdf_load_stackoverflow) |