JPS61251314A - Electronic tuning type receiver - Google Patents
Electronic tuning type receiverInfo
- Publication number
- JPS61251314A JPS61251314A JP9280885A JP9280885A JPS61251314A JP S61251314 A JPS61251314 A JP S61251314A JP 9280885 A JP9280885 A JP 9280885A JP 9280885 A JP9280885 A JP 9280885A JP S61251314 A JPS61251314 A JP S61251314A
- Authority
- JP
- Japan
- Prior art keywords
- tuning
- frequency
- circuit
- control voltage
- high frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
- Input Circuits Of Receivers And Coupling Of Receivers And Audio Equipment (AREA)
Abstract
Description
【発明の詳細な説明】 〔産業上の利用分野〕 本発明は電子同調式受信機に関する。[Detailed description of the invention] [Industrial application field] The present invention relates to electronically tuned receivers.
本発明は電子同調式受信機に関し、局部発振器の発振周
波数を制御する第1の同調制御電圧発生回路よりの同調
制御電圧の周波数特性を、同調回路の同調周波数が選局
周波数に略追従するように補正し、この補正された同調
制御電圧を同調回路に供給する第2の同調制御電圧発生
回路を設けたことにより、高周波増幅回路のトラッキン
グエラーを大幅に減少せるようにしたものである。The present invention relates to an electronically tuned receiver, and relates to a frequency characteristic of a tuning control voltage from a first tuning control voltage generation circuit that controls the oscillation frequency of a local oscillator so that the tuning frequency of the tuning circuit approximately follows the tuning frequency. By providing a second tuning control voltage generation circuit that corrects the tuning control voltage and supplies the corrected tuning control voltage to the tuning circuit, it is possible to significantly reduce the tracking error of the high frequency amplifier circuit.
以下に第7図を参照して、従来の電子同調式FMラジオ
受信機について説明する。アンテナ(1)よりの受信信
号は高周波増幅回路RAに供給される。この高周波増幅
回路RAは高周波増@器(3)及びその前後の高周波同
調回路(2)、 (4)から構成されている。高周波
同調回路(2)、 (4)は夫々例えば複同調回路を
構成しており、夫々一対の電磁結合されたコイルLL、
L2と、これに夫々並列接続されたコンデンサC及び一
対の電圧制御型可変容!素子(バラクタダイオード)V
Cの直列回路とから構成されている。高周波増幅回路R
Aよりの高周波信号は、周波数変換回路(5)を構成す
る混合回路(6)に供給される。混合回路(6)より得
られた中間周波信号は中間周波増幅回路(8)を介して
周波数検波回路(9)に供給される。 (10)は周
波数検波出力の得られる出力端子である。(7)は周波
数変換回路(5)を構成する局部発振器で、コイルLと
、これに夫々並列接続されたコンデンサC及び一対の電
圧制御型可変容量素子(バラクタダイオード)VCの直
列回路とから構成された共振回路(7A)を備えている
。A conventional electronically tuned FM radio receiver will be described below with reference to FIG. A signal received from the antenna (1) is supplied to a high frequency amplifier circuit RA. This high frequency amplifier circuit RA is composed of a high frequency amplifier (3) and high frequency tuning circuits (2) and (4) before and after the high frequency amplifier (3). The high frequency tuning circuits (2) and (4) each constitute, for example, a double tuning circuit, and each includes a pair of electromagnetically coupled coils LL,
L2, capacitors C and a pair of voltage-controlled variable capacitors connected in parallel with each other! Element (varactor diode) V
It consists of a series circuit of C. High frequency amplifier circuit R
The high frequency signal from A is supplied to a mixing circuit (6) that constitutes a frequency conversion circuit (5). The intermediate frequency signal obtained from the mixing circuit (6) is supplied to the frequency detection circuit (9) via the intermediate frequency amplifier circuit (8). (10) is an output terminal from which a frequency detection output is obtained. (7) is a local oscillator that constitutes the frequency conversion circuit (5), and is composed of a coil L, a series circuit of a capacitor C and a pair of voltage-controlled variable capacitance elements (varactor diodes) VC, each connected in parallel to the coil L. It is equipped with a resonant circuit (7A).
(11)は同調制御電圧発生回路としてのPLLで、基
準発振器(12)、位相比較器(13)、プログラマブ
ル分周1B(14)及びローパスフィルタ(15)を有
している。そして、局部発振器(7)よりの発振信号が
プログラマブル分周器(14)に供給されて1/Hに分
周され、この分周された信号と基準発振器(12)より
の基準信号とが位相比較器(13)に供給されて位相比
較され、その比較出力がローパスフィルタ(15)に供
給される。(11) is a PLL as a tuning control voltage generation circuit, and has a reference oscillator (12), a phase comparator (13), a programmable frequency divider 1B (14), and a low-pass filter (15). Then, the oscillation signal from the local oscillator (7) is supplied to the programmable frequency divider (14) and frequency-divided by 1/H, and the phase of this frequency-divided signal and the reference signal from the reference oscillator (12) is The signals are supplied to a comparator (13) for phase comparison, and the comparison output is supplied to a low-pass filter (15).
そして、このローパスフィルタ(15)より得られた同
調制御電圧が局部発振器(7)の共振回路(7^)の各
電圧制御型可変容量素子VCのカソードに供給される。Then, the tuning control voltage obtained from this low-pass filter (15) is supplied to the cathode of each voltage-controlled variable capacitance element VC of the resonant circuit (7^) of the local oscillator (7).
更に、この同調制御電圧が高周波増幅回路RAの各高周
波同調回路(2)、 (4)の各電圧制御型可変容量
素子VCの各カソードにも供給されている。Further, this tuning control voltage is also supplied to each cathode of each voltage-controlled variable capacitance element VC of each high-frequency tuning circuit (2), (4) of the high-frequency amplifier circuit RA.
斯る電子同調式FMラジオ受信機においては、PLL(
11)のプログラマブル分周器(14)の分周比を選択
することによって、選局周波数が決定される。即ちプロ
グラマブル分周器(14)の分周比の変更によって、局
部発振器(7)の発振周波数が変更せしめられると共に
、高周波増幅回路RAO高周波同調回路(2)、(4)
の通過帯域中心周波数が選局周波数に略一致するように
変更せしめられる。In such an electronically tuned FM radio receiver, PLL (
The selected frequency is determined by selecting the frequency division ratio of the programmable frequency divider (14) of 11). That is, by changing the division ratio of the programmable frequency divider (14), the oscillation frequency of the local oscillator (7) is changed, and the oscillation frequency of the high frequency amplifier circuit RAO high frequency tuning circuit (2), (4) is changed.
The center frequency of the passband is changed to approximately match the tuning frequency.
かかる従来の電子同調式FMラジオ受信機では、PLL
(11)よりの同調制御電圧を局部発振器(7)の共振
回路(7^)の電圧制御型可変容量素子VCに供給する
と共に、高周波増幅回路RAの各高周波同調回路(2)
、 (4)の可変容量素子VCにも直接供給している
。In such conventional electronically tuned FM radio receivers, the PLL
The tuning control voltage from (11) is supplied to the voltage-controlled variable capacitance element VC of the resonant circuit (7^) of the local oscillator (7), and each high-frequency tuning circuit (2) of the high-frequency amplifier circuit RA
, (4) is also directly supplied to the variable capacitance element VC.
このため、142図に破線にて示すように、高周波同調
回路(2)、 (4)にトラッキングエラーが生じる
。!2pち、高周波同調回路(2)、 (4)の通過
帯域中心周波数(同調周波数)を、受信帯域(例えば7
6MHz〜90Ml1z )に亘って無変調時の高周波
受信周波数に一致させることができず、第2図の場合受
信帯域の両側(その周波数をfa。For this reason, a tracking error occurs in the high frequency tuning circuits (2) and (4), as shown by the broken line in Fig. 142. ! 2p, the passband center frequency (tuning frequency) of the high frequency tuning circuits (2) and (4) is set to the receiving band (for example, 7
6 MHz to 90 Ml1z), it is impossible to match the high frequency reception frequency when no modulation is performed, and in the case of FIG. 2, both sides of the reception band (the frequency is fa).
feとする)で画周波数が一致するようにしているが、
その中間に行くに従って両者の周波数差(トラッキング
エラー)が大となる。その最大周波数は例えば100k
k程度である。fe) so that the image frequencies match,
The frequency difference (tracking error) between the two becomes larger toward the middle. Its maximum frequency is, for example, 100k
It is about k.
この原因は、同調周波数(共振周波数)の異なる同調回
路(共振回路)の同調周波数(共振周波数)を、夫々の
電圧制御型可変容量素子に同じ同調制御電圧を供給して
、制御していることによるものである。The cause of this is that the tuning frequencies (resonant frequencies) of tuned circuits (resonant circuits) with different tuning frequencies (resonant frequencies) are controlled by supplying the same tuning control voltage to each voltage-controlled variable capacitance element. This is due to
高周波同調回路(2)、 (4)にトラッキングエラ
ーがあると、電子同調式FM受信機では高周波受信信号
が位相変化による歪を受け、電子同調式AM受信機では
高周波受信信号が減衰して、感度低下を招来する。If there is a tracking error in the high-frequency tuning circuits (2) and (4), the high-frequency received signal in an electronically tuned FM receiver is subject to distortion due to phase changes, and the high-frequency received signal in an electronically tuned AM receiver is attenuated. This results in decreased sensitivity.
かかる点に鑑み本発明は、高周波増幅回路のトラッキン
グエラーを大幅に減少させることのできる電子同調式受
信機を提案ルようとするものである。In view of this, the present invention proposes an electronically tuned receiver that can significantly reduce tracking errors in high frequency amplifier circuits.
本発明は、同調回路(2)、(4)を備える高周波増幅
回路RA、周波数変換回路(5)、中間周波増幅回路(
8)、検波回路(9)及び周波数変換回路(5)の局部
発振器(7)の発振周波数を制御する第1の同調制御電
圧発生回路(11)を有する電子同調式受信機において
、第1の同調制御電圧発生回路(11)よりの同調制御
電圧の周波数特性を、同調回路(2)、 (4)の同
調周波数が選局周波数に略違従するように補正し、この
補正された同調制御電圧を同調回路(2)、 (4)
に供給する第2の同調制御電圧発生回路(25)を設け
たことを特徴とするものである。The present invention provides a high frequency amplification circuit RA including tuning circuits (2) and (4), a frequency conversion circuit (5), and an intermediate frequency amplification circuit (
8), an electronically tuned receiver having a first tuning control voltage generation circuit (11) for controlling the oscillation frequency of a local oscillator (7) of a detection circuit (9) and a frequency conversion circuit (5); The frequency characteristics of the tuning control voltage from the tuning control voltage generation circuit (11) are corrected so that the tuning frequencies of the tuning circuits (2) and (4) substantially follow the tuning frequency, and this corrected tuning control Voltage tuning circuit (2), (4)
The present invention is characterized in that a second tuning control voltage generating circuit (25) is provided.
上述せる本発明によれば、Stの同調電圧発生回路(1
1)よりの同調制御電圧を、第2の同調電圧発生回路(
25)によって補正して、高周波増幅回路RAの同調回
路(2)、 (4)に供給することにより、高周波増
幅回路のトラツキ・ングエラーを減少させる。According to the present invention described above, the tuning voltage generation circuit (1
The tuning control voltage from 1) is transmitted to the second tuning voltage generation circuit (
25) and supplying the corrected signal to the tuning circuits (2) and (4) of the high frequency amplifier circuit RA, the tracking error of the high frequency amplifier circuit is reduced.
以下に第1図を参照して11本発明の一実施例を説明す
る。第1図は電子同調式FMラジオ受信機を示し、アン
テナ(1)よりの高周波受信信号は、高周波増幅回路R
Aに供給される。この高周波増幅回路RAは高周波増幅
器(3)と、その前段及び後段に設けられた高周波同調
回路(2)、 (4)とから構成されている。高周波
同調回路(2)。An embodiment of the present invention will be described below with reference to FIG. Figure 1 shows an electronically tuned FM radio receiver, in which the high frequency received signal from the antenna (1) is transmitted through the high frequency amplifier circuit R.
A is supplied. This high frequency amplification circuit RA is composed of a high frequency amplifier (3) and high frequency tuning circuits (2) and (4) provided at the front and rear stages thereof. High frequency tuning circuit (2).
(4)は夫々例えば複同調回路にて構成され、電磁結合
されたコイルLL、L2と、これに夫々並列接続された
コンデンサC及び一対の電圧制御型可変容量素子(バラ
クタダイオード)VCの直列回路とから構成されている
。高周波増幅回路RAの出力は、周波数変換回路(5)
を構成する混合回路(6)に供給され、これより得られ
た中間周波信号は中間周波増幅回路(8)を介して周波
数検波回路(9)に供給され、出力端子(10)に検波
出力が得られる。(7)は周波数変換回路(5)を構成
する局部発振器であって、コイルLと、これに並列接続
されたコンデンサC及び一対の電圧制御型可変容量素子
(バラクタダイオード)VCの直列回路とから成る共振
回路(7A)を備えている。(4) is a series circuit consisting of, for example, a double-tuned circuit, and includes electromagnetically coupled coils LL and L2, a capacitor C and a pair of voltage-controlled variable capacitance elements (varactor diodes) VC connected in parallel to each of the coils LL and L2. It is composed of. The output of the high frequency amplifier circuit RA is the frequency conversion circuit (5)
The intermediate frequency signal obtained from this is supplied to the frequency detection circuit (9) via the intermediate frequency amplifier circuit (8), and the detected output is output to the output terminal (10). can get. (7) is a local oscillator that constitutes the frequency conversion circuit (5), and is composed of a coil L, a series circuit of a capacitor C and a pair of voltage-controlled variable capacitance elements (varactor diodes) VC connected in parallel to the coil L. It is equipped with a resonant circuit (7A) consisting of:
(11)は第1の同調制御電圧発生回路としてのPLL
であって、基準発振器(12)、位相比較器(13)、
プログラマブル分JiJ器(14) 、o −ハスフィ
ルタ(15)を有している0局部発振器(7)よりの局
部発振信号が分周器(14)に供給され1/Nにて分周
され、この分周出力と基準発振器(12)よりの基準発
振信号とが位相比較器(13)に供給されて位相比較さ
れ、その比較出力がローパスフィルタ(15)に供給さ
れる。このローパスフィルタ(15)より得られた同調
制御電圧は、局部発振器(7)の共振回路(7^)の各
電圧制御型可変容量素子VCのカソードに供給される。(11) is a PLL as the first tuning control voltage generation circuit
A reference oscillator (12), a phase comparator (13),
A local oscillation signal from a zero local oscillator (7) having a programmable fraction JiJ unit (14) and an o-lotus filter (15) is supplied to a frequency divider (14) and divided by 1/N, This frequency-divided output and the reference oscillation signal from the reference oscillator (12) are supplied to a phase comparator (13) for phase comparison, and the comparison output is supplied to a low-pass filter (15). The tuning control voltage obtained from this low-pass filter (15) is supplied to the cathode of each voltage-controlled variable capacitance element VC of the resonant circuit (7^) of the local oscillator (7).
(25)は同開制御電圧発生回路であり、以下にこれに
ついて説明する。 PLL (11)よりの第1の同調
制御電圧が、バッファ増幅器(17)を介して抵抗器(
18)及び(19)の直列回路の両端に印加される。抵
抗器(18) 、 (19)の接続中点より得られた
電圧が、演算増幅器(16)の非反転入力端子に供給さ
れる。演算増幅器(16)の出力端子及び反転入力端子
間に抵抗器(20)が接続されている。(25) is an open control voltage generating circuit, which will be explained below. The first tuning control voltage from the PLL (11) is applied to the resistor (
18) and (19) are applied to both ends of the series circuit. The voltage obtained from the midpoint of the connection between the resistors (18) and (19) is supplied to the non-inverting input terminal of the operational amplifier (16). A resistor (20) is connected between the output terminal and the inverting input terminal of the operational amplifier (16).
周波数検波回路(9)の検波出力、即ちオーディオ信号
が演算増幅器(21)の非反転入力端子に供給される。The detection output of the frequency detection circuit (9), ie, the audio signal, is supplied to the non-inverting input terminal of the operational amplifier (21).
演算増幅器(21)の出力端子及び反転入力端子間には
抵抗器(22)が接続される。そして、演算増幅器(2
1)の出力端子が抵抗器(23)を通じて演算増幅器(
16)の反転入力端子に接続される。バッファ増幅器(
17)の出力はウィンドコンパレータ(24)に供給さ
れて例えば5個の基準電圧と比較され、その5個の基準
電圧の間のいずれの領域に入っているかによって、41
ft’JIの比較出力を発生する。演算増幅器(21)
の反転入力端子は、夫々オンオZスイッチ81〜S4、
抵抗器R1〜R4及び直流電源E1〜E4の直列回路を
夫々通じて接地される。A resistor (22) is connected between the output terminal and the inverting input terminal of the operational amplifier (21). Then, the operational amplifier (2
The output terminal of 1) is connected to the operational amplifier (
16) is connected to the inverting input terminal. Buffer amplifier (
The output of 17) is supplied to a window comparator (24) and compared with, for example, five reference voltages, and depending on which region among the five reference voltages it falls within, the output of 41
Generates a comparison output of ft'JI. Operational amplifier (21)
The inverting input terminals of the on/off Z switches 81 to S4,
It is grounded through series circuits of resistors R1 to R4 and DC power supplies E1 to E4, respectively.
そして、演算増幅器(16)よりの同調制御電圧が高周
波増幅回路RAの各高周波同調回路(2)。The tuning control voltage from the operational amplifier (16) is applied to each high frequency tuning circuit (2) of the high frequency amplifier circuit RA.
(4)の各電圧制御型可変容量素子YCのカソードに供
給される。(4) is supplied to the cathode of each voltage-controlled variable capacitance element YC.
次に、この電子同調式FMラジオ受信機の動作を説明す
る。PLL(11)のプログラマブル分周器(14)の
分周比を可変することにより、選局を行うことができる
。即ち、プログラマブル分周器(14)の分周比が変化
することによって、局部発振器(7)の局部発振周波数
が変化すると共に、高周波増幅回路RAの各高周波同調
回路(2)。Next, the operation of this electronically tuned FM radio receiver will be explained. Tuning can be performed by varying the frequency division ratio of the programmable frequency divider (14) of the PLL (11). That is, by changing the frequency division ratio of the programmable frequency divider (14), the local oscillation frequency of the local oscillator (7) changes, and each high frequency tuning circuit (2) of the high frequency amplifier circuit RA changes.
(4)の帯域通過中心周波数が選局周波数、即ち高周波
受信信号の搬送波周波数に略一致するようにトラッキン
グがとられる。Tracking is performed so that the bandpass center frequency in (4) substantially coincides with the tuning frequency, that is, the carrier frequency of the high-frequency received signal.
ところで、電圧制御型可変容量素子(バラクタダイオー
ド)の容量及び制御電圧の関係は非直線で、これを用い
た同調回路の場合、同調周波数が高くなるにつれて、同
一周波数偏位を得るための制御電圧偏位は大となる。即
ち、制御電圧は同調周波数の2〜3乗に比例する。そこ
で、この点を考慮して、演算増幅器(21)の利得を、
次のように折れ線近似によって変更する。即ち、バッフ
ァ増幅器(17)よりの同調制御電圧をウィンドコンパ
レータ(20)に供給して、例えば511gの基準電圧
Va、vb、Vc、Vdl Ve (但しVa <V
b<Vc <Vd <Ve)と比較する。そして、同調
制御電圧がこれら基準電圧Va〜Veの間の4つの領域
のいずれにあるかによって、スイッチ81〜S4を選択
的にオンにして、演算増幅器(21)の利得を抵抗器R
1〜R4の抵抗値の如何によって変更し、これによって
検波回+1(9)の検波出力電圧を補正して、同開回路
(2)、 (4)の同調周波数と制御電圧との関係を
、上述の特性に合わせるようにする。By the way, the relationship between the capacitance and control voltage of a voltage-controlled variable capacitance element (varactor diode) is non-linear, and in the case of a tuned circuit using this, as the tuning frequency increases, the control voltage to obtain the same frequency deviation increases. The deviation will be large. That is, the control voltage is proportional to the second to third power of the tuning frequency. Therefore, taking this point into consideration, the gain of the operational amplifier (21) is
Change it by polygonal line approximation as follows. That is, the tuning control voltage from the buffer amplifier (17) is supplied to the window comparator (20), and the reference voltages Va, vb, Vc, Vdl Ve (however, Va < V
Compare b<Vc<Vd<Ve). Then, depending on which of the four regions between the reference voltages Va to Ve the tuning control voltage is in, the switches 81 to S4 are selectively turned on to change the gain of the operational amplifier (21) to the resistor R.
By changing the resistance values of 1 to R4, the detection output voltage of the detection circuit +1 (9) is corrected, and the relationship between the tuning frequency and control voltage of the open circuits (2) and (4) is as follows: Try to match the above characteristics.
更に、受信周波数帯域(例えば76MHz〜90MI(
z )内に於いて、高周波同調口v!I(2)、 (
4)の通過帯域中心周波数(同調周波数)が選局周波数
(高周波受信搬送波周波数)に略一致するように、バッ
ファ増幅器(17)よりの同調制御電圧を、その電圧に
応じて直流電源E1〜E4を切換えて、演算増幅器(2
1)のオフセット電圧を変更することによって、補正す
る。Furthermore, the reception frequency band (e.g. 76MHz to 90MI (
z) In the high frequency tuning port v! I(2), (
4) The tuning control voltage from the buffer amplifier (17) is controlled by the DC power supplies E1 to E4 according to the voltage so that the passband center frequency (tuning frequency) approximately matches the tuning frequency (high frequency reception carrier frequency). and the operational amplifier (2
1) Correct by changing the offset voltage.
尚、演算増幅器(21)の非反転入力端子に供給される
周波数検波出力電圧をV4、演算増幅器(21)の出力
電圧をV3、バッファ増幅器(17)の出力電圧をV1
%演算増幅器(16)の出力電圧をv2とする。そして
、V3=0のとき、V2=■1とな゛るように、演算増
幅器(16)の利得を制御する。Note that the frequency detection output voltage supplied to the non-inverting input terminal of the operational amplifier (21) is V4, the output voltage of the operational amplifier (21) is V3, and the output voltage of the buffer amplifier (17) is V1.
% The output voltage of the operational amplifier (16) is assumed to be v2. Then, when V3=0, the gain of the operational amplifier (16) is controlled so that V2=1.
そして、PLL(11)よりの同調制御電圧を直接各高
周波同調回路(2)、 (4)の各電圧制御型可変容
量素子VCに供給した場合に於ける、トラッキングエラ
ーの周波数特性が第2図の破線に示す如く、例えば下に
凸の特性を有するものとすると、各同調回路(2)、
(4)の各電圧制御型可変容量素子VCに供給する制
御電圧は、これの逆特性のものであればよいことになる
。そこで、高周波受信周波数範囲を周波数fa−feの
間とし、その間を4等分して両端を含めた基準周波数f
a、f5.fc、fat r、を設定し、その各領域
における略平均の制御電圧Vα、Vβ、Vγ。Figure 2 shows the frequency characteristics of the tracking error when the tuning control voltage from the PLL (11) is directly supplied to each voltage-controlled variable capacitance element VC of each high-frequency tuning circuit (2) and (4). As shown by the broken line, for example, if it has a downwardly convex characteristic, each tuning circuit (2),
The control voltage supplied to each voltage-controlled variable capacitance element VC in (4) need only have the opposite characteristics. Therefore, the high frequency reception frequency range is set between frequencies fa and fe, and the range is divided into four equal parts, and the reference frequency f including both ends is set as
a, f5. fc, fat r, and approximately average control voltages Vα, Vβ, Vγ in each region.
Vaを上述の直流電源Es〜E4で得る。即ち、第2図
に実線にて示す周波数特性を有する電圧が演算増幅器(
21)の出力側の電圧■3となる。Va is obtained from the above-mentioned DC power supplies Es to E4. That is, the voltage having the frequency characteristic shown by the solid line in Fig. 2 is applied to the operational amplifier (
The voltage on the output side of 21) is 3.
又、抵抗器Rs〜R4によって演算増幅器(21)の利
得を上述の各周波数fa xle間の各領域において異
ならしめて、同調回路(2)、 (4)の各電圧制御
型可変容量素子VCに供給する制御電圧の勾配を異なら
しめ、第3図に示すごとき周波数特性の同調制御電圧■
2を演算増幅器(16)の出力端子に得て、各同調回路
(2)、 (4>の各電圧制御型可変容量素子VCの
各カソードに供給する。In addition, the gain of the operational amplifier (21) is made different in each region between the above-mentioned frequencies by the resistors Rs to R4, and is supplied to each voltage-controlled variable capacitance element VC of the tuning circuits (2) and (4). By varying the slope of the control voltage, the tuning control voltage with frequency characteristics as shown in Figure 3 is obtained.
2 is obtained at the output terminal of the operational amplifier (16), and is supplied to each cathode of each voltage-controlled variable capacitance element VC of each tuning circuit (2) and (4>).
尚、各スイッチを省略し、各抵抗器の代りにFET等の
1個の可変抵抗素子を用いると共に、各直流電源の代り
に1 (lftの可変直流電源を用いて、演算増幅器(
21)の利得及びオフセットを夫々連続可変するように
することもできる。In addition, each switch is omitted, one variable resistance element such as FET is used instead of each resistor, and a variable DC power supply of 1 (lft) is used instead of each DC power supply, and an operational amplifier (
It is also possible to continuously vary the gain and offset of 21).
かくして、第4図に示す如く、高周波増幅回路RAに供
給される高周波受信信号の受信周波数f。Thus, as shown in FIG. 4, the reception frequency f of the high frequency reception signal supplied to the high frequency amplifier circuit RA.
−Δfに応じて、同調回路(2)、 (4)の通過帯
域中心周波数(同調周波数)がこの周波数f。-Δf, the passband center frequency (tuning frequency) of the tuning circuits (2) and (4) becomes this frequency f.
−Δfと略一致するように変化する。このため第5図A
に示す如く、高周波受信周波数に対する振幅特性は最大
周波数偏位を±Δfとするとき、f。−Δf. For this reason, Figure 5A
As shown in Fig. 2, the amplitude characteristic for the high frequency reception frequency is f when the maximum frequency deviation is ±Δf.
−Δf及びro+Δf間の範囲で略平坦となる。It becomes substantially flat in the range between −Δf and ro+Δf.
又、第5図Bに示す如く、高周波受信信号の位相特性も
fo−Δf及びfo+Δf間の範囲で略平坦となり、こ
れにより高周波受信信号の高周波増幅回路RAに於ける
歪が大幅に減少する。Further, as shown in FIG. 5B, the phase characteristics of the high frequency received signal also become approximately flat in the range between fo - Δf and fo + Δf, thereby significantly reducing the distortion of the high frequency received signal in the high frequency amplifier circuit RA.
又、演算増幅器(21)のオフセット電圧を、上述のよ
うにPLL(11)よりの同調制御電圧の値に応じて変
化させるので、高周波増幅回路RAO高周波同調回路(
2)、 (4)は確実にトラッキングをとることがで
きる。In addition, since the offset voltage of the operational amplifier (21) is changed according to the value of the tuning control voltage from the PLL (11) as described above, the high frequency amplifier circuit RAO high frequency tuning circuit (
2) and (4) allow reliable tracking.
次に、第6図を参照して、本発明の他の実施例を説明す
る。この実施例では、検波回路(9)よりの検波出力に
よって、高周波同国回路(2)。Next, another embodiment of the present invention will be described with reference to FIG. In this embodiment, the detection output from the detection circuit (9) generates a high frequency signal in the same circuit (2).
(4)の通過帯域中心周波数(同調周波数)を変化させ
ることを省略し、これに伴って、第2の同調制御電圧発
生回路(25)に於ける演算増幅器(21)を省略した
場合である。即ち、第6図に於いては、スイッチ81〜
S4及び直流電源E1〜E4の各直列回路の一端を接地
し、他端を抵抗器(23)を通じて、演算増幅器(16
)の反転入力端子に接続する。その他の構成は第1図と
同様である。This is a case where changing the passband center frequency (tuning frequency) in (4) is omitted and, accordingly, the operational amplifier (21) in the second tuning control voltage generation circuit (25) is omitted. . That is, in FIG. 6, switches 81 to
One end of each series circuit of S4 and DC power supplies E1 to E4 is grounded, and the other end is connected to an operational amplifier (16) through a resistor (23).
) to the inverting input terminal. The other configurations are the same as in FIG. 1.
尚、本発明は電子同調式AM (ラジオ)受信機にも通
用できる。Note that the present invention is also applicable to electronically tuned AM (radio) receivers.
上述せる本発明によれば、局部発振器に供給する同調制
御電圧の周波数特性を高周波同調回路の同調周波数が選
局周波数に略追従するように補正し、この補正された同
調制御電圧を高周波同調回路に供給するようにしたので
、高周波増幅回路のトラッキングエラーを大幅に減少さ
せることができる。According to the present invention described above, the frequency characteristics of the tuning control voltage supplied to the local oscillator are corrected so that the tuning frequency of the high frequency tuning circuit approximately follows the tuning frequency, and this corrected tuning control voltage is applied to the high frequency tuning circuit. Since the tracking error of the high frequency amplifier circuit can be significantly reduced.
従って、電子同調式FM受信機の場合は、高周波受信信
号の高周波増幅回路に於ける歪が減少し、電子同調式A
M受信機の場合は、高周波受信信号の高周波増幅回路に
於ける感度低下が軽減される。Therefore, in the case of an electronically tuned FM receiver, the distortion in the high frequency amplification circuit of the high frequency received signal is reduced, and the electronically tuned type A
In the case of the M receiver, the reduction in sensitivity of the high frequency received signal in the high frequency amplification circuit is reduced.
第1図は本発明の一実施例を示す回路図、第2図は演算
増幅器(21)の出力電圧の周波数特性を示す特性曲線
図、第3図は高周波同調回路の各電圧制御型可変容量素
子に供給される同調制御電圧の周波数特性を示す特性曲
線図、第4図は高周波同調回路の周波数特性と高周波受
信信号の周波数関係を示す特性曲線図、第5図は高周波
同調回路における振幅周波数特性及び位相周波数特性を
示す特性曲線図、第6図は本発明の他の実施例の一部を
示す回路図、第7図は従来例の回路図である。
RAは高周波増幅回路、(2)、 (4)は高周波同
調回路、(3)は高周波増幅器、(5)は周波数変換回
路、(6)は周波数混合器、(7)は局部発振器、(8
)は中間周波増幅回路、(9)は周波数検波回路、(1
1)は第1の同調制御電圧発生回路としてのPLL、(
25)は第2の同調制御電圧発生回路である。
第2図
第3図
椅a歯a口
第4図
将1曲#に目
第5図Figure 1 is a circuit diagram showing an embodiment of the present invention, Figure 2 is a characteristic curve diagram showing the frequency characteristics of the output voltage of the operational amplifier (21), and Figure 3 is each voltage-controlled variable capacitor of the high frequency tuning circuit. Figure 4 is a characteristic curve diagram showing the frequency characteristics of the tuning control voltage supplied to the element. Figure 4 is a characteristic curve diagram showing the frequency characteristics of the high frequency tuning circuit and the frequency relationship of the high frequency received signal. Figure 5 is the amplitude frequency in the high frequency tuning circuit. A characteristic curve diagram showing characteristics and phase frequency characteristics, FIG. 6 is a circuit diagram showing a part of another embodiment of the present invention, and FIG. 7 is a circuit diagram of a conventional example. RA is a high frequency amplifier circuit, (2), (4) are a high frequency tuning circuit, (3) is a high frequency amplifier, (5) is a frequency conversion circuit, (6) is a frequency mixer, (7) is a local oscillator, (8)
) is an intermediate frequency amplifier circuit, (9) is a frequency detection circuit, (1
1) is a PLL as a first tuning control voltage generation circuit, (
25) is a second tuning control voltage generation circuit. Figure 2 Figure 3 Chair a Tooth a Mouth Figure 4 General 1 song # Eyes Figure 5
Claims (1)
間周波増幅回路、検波回路及び上記周波数変換回路の局
部発振器の発振周波数を制御する第1の同調制御電圧発
生回路を有する電子同調式受信機において、 上記第1の同調制御電圧発生回路よりの同調制御電圧の
周波数特性を、上記同調回路の同調周波数が選局周波数
に略追従するように補正し、該補正された同調制御電圧
を上記同調回路に供給する第2の同調制御電圧発生回路
を設けたことを特徴とする電子同調式受信機。[Scope of Claims] An electronic device having a high frequency amplification circuit including a tuning circuit, a frequency conversion circuit, an intermediate frequency amplification circuit, a detection circuit, and a first tuning control voltage generation circuit that controls the oscillation frequency of a local oscillator of the frequency conversion circuit. In the tuned receiver, the frequency characteristics of the tuning control voltage from the first tuning control voltage generation circuit are corrected so that the tuning frequency of the tuning circuit approximately follows the tuning frequency, and the corrected tuning control is performed. An electronically tuned receiver comprising a second tuning control voltage generating circuit that supplies voltage to the tuning circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60092808A JPH0697731B2 (en) | 1985-04-30 | 1985-04-30 | Electronically tuned receiver |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60092808A JPH0697731B2 (en) | 1985-04-30 | 1985-04-30 | Electronically tuned receiver |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61251314A true JPS61251314A (en) | 1986-11-08 |
JPH0697731B2 JPH0697731B2 (en) | 1994-11-30 |
Family
ID=14064709
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60092808A Expired - Fee Related JPH0697731B2 (en) | 1985-04-30 | 1985-04-30 | Electronically tuned receiver |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0697731B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5428829A (en) * | 1992-09-28 | 1995-06-27 | Delco Electronics Corporation | Method and apparatus for tuning and aligning an FM receiver |
WO2012120777A1 (en) * | 2011-03-09 | 2012-09-13 | パナソニック株式会社 | Wireless apparatus |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5615138U (en) * | 1979-07-13 | 1981-02-09 | ||
JPS6014527U (en) * | 1983-07-08 | 1985-01-31 | 日本ビクター株式会社 | electronic tuning tuner |
-
1985
- 1985-04-30 JP JP60092808A patent/JPH0697731B2/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5615138U (en) * | 1979-07-13 | 1981-02-09 | ||
JPS6014527U (en) * | 1983-07-08 | 1985-01-31 | 日本ビクター株式会社 | electronic tuning tuner |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5428829A (en) * | 1992-09-28 | 1995-06-27 | Delco Electronics Corporation | Method and apparatus for tuning and aligning an FM receiver |
WO2012120777A1 (en) * | 2011-03-09 | 2012-09-13 | パナソニック株式会社 | Wireless apparatus |
JP2012191342A (en) * | 2011-03-09 | 2012-10-04 | Panasonic Corp | Wireless device |
Also Published As
Publication number | Publication date |
---|---|
JPH0697731B2 (en) | 1994-11-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2912791B2 (en) | High frequency receiver | |
US6968173B2 (en) | Tuner | |
JPS63242030A (en) | Broad band frequency synthesizer receiver | |
JPS61251313A (en) | Electronic tuning type fm receiver | |
JP2000307458A (en) | Tuner ic incorporating pll | |
US5243356A (en) | Antenna circuit and wrist radio instrument | |
EP0794610B1 (en) | Constant high Q voltage controlled oscillator and method for making same | |
KR100282193B1 (en) | Stereo signal demodulation circuit and stereo signal demodulation device using the same | |
JPS61251314A (en) | Electronic tuning type receiver | |
US5221911A (en) | Receiver having pll frequency synthesizer with rc loop filter | |
JPH0241934B2 (en) | ||
JPS61251303A (en) | Amplifier circuit | |
JPS6016718A (en) | Digital type electronic tuning system | |
JPH0623056Y2 (en) | Voltage controlled oscillator | |
JPH0787345B2 (en) | Local oscillator | |
JPH0644192Y2 (en) | FM-AM receiver | |
JPH0583032A (en) | Crystal oscillation circuit | |
JP4277154B2 (en) | Voltage controlled oscillator and synthesizer receiver | |
JPS60223335A (en) | Turner of am/fm receiver | |
JPS5818345Y2 (en) | Receiving machine | |
JPH0132436Y2 (en) | ||
JPH0427229Y2 (en) | ||
JPS60149226A (en) | Tuner circuit | |
JPH0766630A (en) | Pll synchronization detector | |
JPH05160644A (en) | Phase difference oscillating circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |