JPS61226835A - デイジタル信号処理回路 - Google Patents

デイジタル信号処理回路

Info

Publication number
JPS61226835A
JPS61226835A JP60066932A JP6693285A JPS61226835A JP S61226835 A JPS61226835 A JP S61226835A JP 60066932 A JP60066932 A JP 60066932A JP 6693285 A JP6693285 A JP 6693285A JP S61226835 A JPS61226835 A JP S61226835A
Authority
JP
Japan
Prior art keywords
data
circuit
bit data
multiplication
subtraction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60066932A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0353651B2 (enrdf_load_html_response
Inventor
Hiroshi Mobara
茂原　宏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP60066932A priority Critical patent/JPS61226835A/ja
Publication of JPS61226835A publication Critical patent/JPS61226835A/ja
Publication of JPH0353651B2 publication Critical patent/JPH0353651B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Electrophonic Musical Instruments (AREA)
JP60066932A 1985-03-30 1985-03-30 デイジタル信号処理回路 Granted JPS61226835A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60066932A JPS61226835A (ja) 1985-03-30 1985-03-30 デイジタル信号処理回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60066932A JPS61226835A (ja) 1985-03-30 1985-03-30 デイジタル信号処理回路

Publications (2)

Publication Number Publication Date
JPS61226835A true JPS61226835A (ja) 1986-10-08
JPH0353651B2 JPH0353651B2 (enrdf_load_html_response) 1991-08-15

Family

ID=13330259

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60066932A Granted JPS61226835A (ja) 1985-03-30 1985-03-30 デイジタル信号処理回路

Country Status (1)

Country Link
JP (1) JPS61226835A (enrdf_load_html_response)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01108806A (ja) * 1987-10-21 1989-04-26 Nec Corp ディジタルフィルタ

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01108806A (ja) * 1987-10-21 1989-04-26 Nec Corp ディジタルフィルタ

Also Published As

Publication number Publication date
JPH0353651B2 (enrdf_load_html_response) 1991-08-15

Similar Documents

Publication Publication Date Title
US20090030963A1 (en) Multiplication circuit, digital filter, signal processing device, synthesis device, synthesis program, and synthesis program recording medium
US4598266A (en) Modulo adder
JPS5838023A (ja) 第１および第２の２進数の２進減算を行うデジタルフイルタを含む装置
JPH0728782A (ja) 演算回路および演算方法
US4695970A (en) Linear predictive coding technique with interleaved sequence digital lattice filter
JPS61226835A (ja) デイジタル信号処理回路
US6684236B1 (en) System of and method for efficiently performing computations through extended booth encoding of the operands thereto
JPS6027024A (ja) 演算装置
KR900006007B1 (ko) 디지탈신호 처리회로
JP2953918B2 (ja) 演算装置
JPH0334615A (ja) ディジタルフィルタ
JP2890412B2 (ja) 符号変換回路
JPH10333885A (ja) 乗算回路
JPH04290124A (ja) 部分積生成方法及び装置
JPH02115929A (ja) 乗算器
JPH1011418A (ja) 積和演算装置
JPH0451857B2 (enrdf_load_html_response)
Feiste et al. High-speed VLSI implementation of FIR lattice filters
JPH07175635A (ja) 算術演算装置およびそれを用いたデータ処理装置
JPH04317122A (ja) ディジタル乗算器
JPH0563509A (ja) デイジタルフイルタ
JPH0480799A (ja) 音声分析方法と音声分析装置
JPH0253819B2 (enrdf_load_html_response)
JPH03267809A (ja) ディジタル乗算器
JPH02203393A (ja) 歪発生装置

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term