JPS6120891B2 - - Google Patents
Info
- Publication number
- JPS6120891B2 JPS6120891B2 JP10287979A JP10287979A JPS6120891B2 JP S6120891 B2 JPS6120891 B2 JP S6120891B2 JP 10287979 A JP10287979 A JP 10287979A JP 10287979 A JP10287979 A JP 10287979A JP S6120891 B2 JPS6120891 B2 JP S6120891B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- ecl
- word
- logic level
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000010586 diagram Methods 0.000 description 10
- 238000012423 maintenance Methods 0.000 description 3
- 230000000295 complement effect Effects 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000013024 troubleshooting Methods 0.000 description 1
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10287979A JPS5627449A (en) | 1979-08-14 | 1979-08-14 | Digital device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10287979A JPS5627449A (en) | 1979-08-14 | 1979-08-14 | Digital device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5627449A JPS5627449A (en) | 1981-03-17 |
JPS6120891B2 true JPS6120891B2 (enrdf_load_html_response) | 1986-05-24 |
Family
ID=14339157
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10287979A Granted JPS5627449A (en) | 1979-08-14 | 1979-08-14 | Digital device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5627449A (enrdf_load_html_response) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4585975A (en) * | 1983-04-21 | 1986-04-29 | Tektronix, Inc. | High speed Boolean logic trigger oscilloscope vertical amplifier with edge sensitivity and nested trigger |
JPS60152918U (ja) * | 1984-03-22 | 1985-10-11 | 日置電機株式会社 | トリガ付デジタル波形記録計 |
-
1979
- 1979-08-14 JP JP10287979A patent/JPS5627449A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5627449A (en) | 1981-03-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3836884B2 (ja) | プログラム可能な遅延を与える装置および方法 | |
EP0017091B1 (en) | Two-mode-shift register/counter device | |
US3541441A (en) | Test system for evaluating amplitude and response characteristics of logic circuits | |
US5523702A (en) | Sequentially switching output buffers | |
US4876704A (en) | Logic integrated circuit for scan path system | |
US5689515A (en) | High speed serial data pin for automatic test equipment | |
US4079372A (en) | Serial to parallel converter | |
JPS59107283A (ja) | ロジツク駆動信号変換装置 | |
JPH0697782A (ja) | デジタル・データ発生装置 | |
JPH0991326A (ja) | エミュレーション装置 | |
US3548319A (en) | Synchronous digital counter | |
JPS6120891B2 (enrdf_load_html_response) | ||
KR100329320B1 (ko) | 디지털신호전송회로 | |
CN113360444A (zh) | 一种基于菊花链级联数据产生系统的数据同步产生方法 | |
CN115686985B (zh) | 基于查找表结构的触发条件实现方法 | |
US6118307A (en) | Switched capacitor sorter based on magnitude | |
US4435781A (en) | Memory-based parallel data output controller | |
CN215642687U (zh) | 一种菊花链式数据同步产生系统 | |
US4759042A (en) | Parallel-to-serial converter | |
US4741005A (en) | Counter circuit having flip-flops for synchronizing carry signals between stages | |
JP2927095B2 (ja) | 半導体集積回路の試験回路 | |
US3564429A (en) | Programmable rate oscillator | |
JP3025551B2 (ja) | 直流特性試験回路 | |
US6215436B1 (en) | High-speed differential decoder with reduced area consumption | |
US3457434A (en) | Logic circuit |