JPS6120043A - Detection of end point of development - Google Patents

Detection of end point of development

Info

Publication number
JPS6120043A
JPS6120043A JP14055184A JP14055184A JPS6120043A JP S6120043 A JPS6120043 A JP S6120043A JP 14055184 A JP14055184 A JP 14055184A JP 14055184 A JP14055184 A JP 14055184A JP S6120043 A JPS6120043 A JP S6120043A
Authority
JP
Japan
Prior art keywords
development
end point
substrate
electrode
photoresist
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP14055184A
Other languages
Japanese (ja)
Other versions
JPH0511304B2 (en
Inventor
Kaoru Kanda
神田 薫
Kunihiko Kanda
神田 邦彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
SIGMA GIJUTSU KOGYO KK
Original Assignee
SIGMA GIJUTSU KOGYO KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by SIGMA GIJUTSU KOGYO KK filed Critical SIGMA GIJUTSU KOGYO KK
Priority to JP14055184A priority Critical patent/JPS6120043A/en
Priority to DE8585304867T priority patent/DE3581010D1/en
Priority to EP85304867A priority patent/EP0171195B1/en
Priority to US06/752,714 priority patent/US4621037A/en
Publication of JPS6120043A publication Critical patent/JPS6120043A/en
Publication of JPH0511304B2 publication Critical patent/JPH0511304B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor

Abstract

PURPOSE:To eliminate the unstableness and non-efficiency in the detection of the end point of photoresist development by connecting a connecting means consisting of a metallic material to a metallic film through the resist of an exposed substrate to make one electrode, using a material consisting of a metallic material different from said metallic material as the other electrode and dipping said material into a developing soln. CONSTITUTION:The developing soln. 2 consisting essentially of, for example, sodium hydroxide, is incorporated in a vessel 1 and the substrate 3 consisting of, for example, silicon, disposed with, for example, an aluminum layer 21 deposited by evaporation and a photoresist (photoresist 23 and unexposed photoresist 22) completed of an exposing stage on the aluminum layer and a platinum wire 4 are dipped in the soln. 2. The aluminum wire provided with a holder 5 at the top end is brought into contact with the aluminum layer on the substrate 3 by breaking through the resist film to make one electrode and the wire 4 is used as the other electrode in order to monitor the progressing condition of the development by the soln. 2 in the exposed part 23 on the substrate 3. Lead wires 7a and 7b are connected to the respective top ends of the aluminum wire 6 and the platinum wire 4 and are connected to an amplifier 9.

Description

【発明の詳細な説明】 産業上の利用分野 本発明は現像の終点検出方法に係り、特に半導体装置の
製造の際に用いられるホトプロセスにおいてホトレジス
トの現像の終点を確実に検出する方法に関するものであ
る。
DETAILED DESCRIPTION OF THE INVENTION Field of the Invention The present invention relates to a method for detecting the end point of development, and more particularly to a method for reliably detecting the end point of photoresist development in a photoprocess used in the manufacture of semiconductor devices. be.

従来の技術 ホトプロセスはホトレジストにマスクパターンを転写す
る第1のプロセスとレジストのパターンを用いて、その
下地のW’frエツチングし2レジストを除去する第■
のプロセスとに大別される。
Conventional photoprocessing involves the first process of transferring a mask pattern onto a photoresist, and the second process of removing the resist by etching the underlying W'fr using the resist pattern.
It is broadly divided into the process of

上記IIのプロセスにレジスト塗布、露光、現像そして
ボストベーク迄の各工程を含む。レジスト塗布工程で用
いられるホトレジス)f1周知のようにネガ型とポジ型
があり、例えばポジ型のホトレジストでは光照射部分は
アルカリ系の現像液に可溶となり、未露光部が不溶性で
あるため溶解度の差を生ずる点を利用してパターンが形
成される0 現像工程でにネガ型、ポジ型とも布板の専用液を用いる
。レジストパターンの現像は前述のように、霧光部と未
露光部の溶解度の差を利用して行なわれ、現像の終点の
検査は現在では目視が最も信頼性が高い。現像の方法と
しては浸漬による方法とスプレーによる方法等があり、
特に前者は現像液の温度、濃度、経時変化等の管理が困
難であす、現像終点の検査も目視にエリしばしば試行錯
誤でなされる。ホトレジストは無色週明なので現像終点
の判定が非常Vこ困難であり、オーバー現像で対処して
いる。しかしながら最近ではレジストパターンの微細化
に伴なって、単なる視覚的な検査によるオーバー現像も
不具合となってきた。
The above process II includes the steps of resist coating, exposure, development, and post baking. Photoresist used in the resist coating process) f1As is well known, there are negative and positive types.For example, in a positive type photoresist, the light-irradiated area is soluble in an alkaline developer, and the unexposed area is insoluble, so the solubility A pattern is formed by utilizing the points that cause the difference between the two.0 In the developing process, a special solution for cloth plates is used in both negative and positive types. As described above, development of a resist pattern is carried out by utilizing the difference in solubility between the foggy light area and the unexposed area, and visual inspection is currently the most reliable method for inspecting the end point of development. There are two methods of development: immersion and spraying.
Particularly in the former case, it is difficult to control the temperature, concentration, change over time, etc. of the developer, and inspection of the end point of development is often done visually and by trial and error. Since the photoresist is colorless and bright, it is extremely difficult to determine the end point of development, and this problem is overcome by overdevelopment. However, in recent years, with the miniaturization of resist patterns, overdevelopment due to mere visual inspection has become a problem.

発明が解決しようとする問題点 本発明は上記のようなホトレジスト現像の終点検査の不
安定さ、非能率性を解決しようとするものである。
Problems to be Solved by the Invention The present invention attempts to solve the above-mentioned instability and inefficiency of end point inspection of photoresist development.

本発明の目的は人間の感覚に依存しない定量的な現像終
点検出方法を提供することである。。
An object of the present invention is to provide a quantitative development end point detection method that does not depend on human senses. .

本発明の他の目的は常に同一レベルの現像全実行可能に
する現像終点検出方法を提供することである。
Another object of the present invention is to provide a method for detecting the end point of development which enables all development to be carried out at the same level at all times.

本発明の更に他の目的は自動化全可能とする現像終点検
出方法を提供することである。
Still another object of the present invention is to provide a method for detecting the development end point that can be fully automated.

問題点を解決するための手段 上記問題点は基板上に形成された金属膜上にレジスト層
を形成し、該レジスト層を所望のパターンに形成するた
めに露光し、次に核露光した基板の現像のれ点検出方法
において、本発明によれば前記露光した基板のレジスト
を通して該金属膜に金属材料からなる接続手段全接続さ
せて一方の電極となし、該金属材料と異なる金属材料か
らなる物体を他の電極として現像液に浸漬し、前配二つ
の電極間に流れる[流を監視すること?特徴とする現像
の終点検出方法によって解決される。
Means for Solving the Problem The above problem involves forming a resist layer on a metal film formed on a substrate, exposing the resist layer to form a desired pattern, and then exposing the exposed substrate to light. According to the present invention, in the development deviation point detection method, the connecting means made of a metal material is entirely connected to the metal film through the resist of the exposed substrate to form one electrode, and an object made of a metal material different from the metal material. is immersed in the developer as the other electrode, and the flow between the two electrodes is monitored. This problem is solved by the characteristic method of detecting the end point of development.

作用 本発明に↓れば、レジストを通して金属膜に接続され、
−・方の電極となる接続手段と他の電極との間に流れる
電流はレジスト現像の開始時ははマ0であるがレジスト
現像が進むにつれて徐々に増大し、電流変1ヒが最大と
なった時全現像(主現像)の終了とみなすことができる
。あるいはレベルが一定値に達した時に現像の終了とし
てもよく、またピークに到達した時に現像の終了として
も工い。
According to the present invention, it is connected to the metal film through the resist,
The current flowing between the connection means which becomes one electrode and the other electrode is 0 at the start of resist development, but gradually increases as resist development progresses, and the current change becomes maximum at 1. When this occurs, it can be considered that the entire development (main development) is completed. Alternatively, development may end when the level reaches a certain value, or development may end when the level reaches a peak.

実施例 以下、本発明の実施例を図面に基づいて説明する。Example Embodiments of the present invention will be described below based on the drawings.

第1図は本発明の詳細な説明するための一実施例會示す
模式図である。第2A図及び第2B図はレジストの現像
工程を示す概略断面図である。
FIG. 1 is a schematic diagram showing an embodiment for explaining the present invention in detail. FIGS. 2A and 2B are schematic cross-sectional views showing the resist development process.

第1図において、容器1内に例えば水酸化ナトリウムを
主成分とする現像液2が収納されており、該現像液2内
には、例えば3000A〜1μm厚の蒸看アルミニウム
層(第2A、2B図で21)と該アルミニウム層上にg
−x工程を完了したポジホトレジスト(第2A図VCお
いて露光され罠小トレジスト23、禾無元ホトレジスト
22)と全配設した例えばシリコンからなる基板3及び
白金線4が浸漬されている。
In FIG. 1, a developer 2 containing, for example, sodium hydroxide as a main component is stored in a container 1, and within the developer 2, a vaporized aluminum layer (2A, 2B 21) in the figure and g on the aluminum layer.
The positive photoresist that has undergone the x-x process (the small photoresist 23 and the photoresist 22 exposed to light in FIG. 2A VC), the substrate 3 made of, for example, silicon, and the platinum wire 4 are immersed.

基板3上の嬉光部(第2A図、23)の現像液2に↓る
現像の進行状1ii1監視するために、先端に保持45
に設けたアルミニウム騙會基板3上のアルミニウム層に
レジス)lli’に破って接触させて一方の電極とし、
白金線4t−他方の電極とする。
In order to monitor the development progress 1ii1 in the developing solution 2 of the photosensitive area (FIG. 2A, 23) on the substrate 3, it is held at the tip 45.
The aluminum layer on the aluminum substrate 3 provided in
Platinum wire 4t - the other electrode.

該保持具5の先端はホトレジス)f容易に破ることが6
J能な力倉加えることが出来心′電極コネクタが好まし
い。アルミニウム線6と白金線4のそれぞれの上方端(
′こはリード線7a及び7bが接続され増幅器9につな
がる。更にリード線7a及び7bi−を抵抗8全介して
接続されている。
The tip of the holder 5 is made of photoresist (not easily broken).
A core electrode connector that can be added with a high capacity is preferred. The upper ends of each of the aluminum wire 6 and the platinum wire 4 (
' Lead wires 7 a and 7 b are connected to the amplifier 9 . Further, lead wires 7a and 7bi- are connected through a resistor 8.

第1図の工うに基板3とアルミニウム線6及び白金線4
?現Ig!液2内に浸漬すると、化学変化による電池作
用により、白金線4ケ+極、アルミニウム線61jI−
一極として電流が流れる。
Figure 1: Sea urchin substrate 3, aluminum wire 6, and platinum wire 4
? Current Ig! When immersed in the liquid 2, the 4 platinum wire + electrodes and the aluminum wire 61jI-
Current flows as one pole.

基板3上の金属膜に接続させる材料は検出精度を上げる
ために基板上に設けられた金属膜と同種の材質の材料で
あるのが好′ましい。なぜならば該4電層と異種の材料
の一合、基板3と接触させた材料が共に現像液の中に浸
漬せしめられるのでそこで電池の短絡回路が形成され、
現(家の正しい監視が不可能になるからである。接続材
料が現像液に接触さJtないように例えばフッ素ゴム等
で密閉されていれば異ね金属材料でもよい。
The material connected to the metal film on the substrate 3 is preferably the same type of material as the metal film provided on the substrate in order to improve detection accuracy. This is because the combination of the four conductive layers and the different materials and the material in contact with the substrate 3 are both immersed in the developer, forming a short circuit for the battery.
This is because correct monitoring of the home becomes impossible. Metallic materials may be used as long as the connecting material is sealed with, for example, fluororubber so that it does not come into contact with the developer.

基板3ケ現像伯1に浸漬して起動スイッチを押すとタイ
マが動作して時間側611Jをイ1い例えば、1秒ごと
に、演算制fI41機Mし倉備えた処理装置11に割り
込む。処理装置11線約20ミリ秒の間リ一トリレの接
点15を閉として塑fl[流を測定す21゜明像による
電流は抵抗6で電圧に変換して、増幅器9で増幅され、
ADコンバータ101に介して処理装置11に入力され
現像電流1記憶回路12の債と比較される。処理装置1
1に入力された現III電流と記憶回路12の現像電流
値との間の差が少ない時には、新しく測定された電啼、
値が現像電流記憶回路12にr億される。
When the three substrates are immersed in the developer plate 1 and the start switch is pressed, a timer operates and interrupts the time side 611J to the processing device 11 equipped with an arithmetic system fI41 and a storage every second, for example. The contact 15 of the relay is closed for about 20 milliseconds to measure the current flowing through the processing device 11.
It is input to the processing device 11 via the AD converter 101 and compared with the value of the developing current 1 storage circuit 12. Processing device 1
When the difference between the current III current input to 1 and the developing current value of the memory circuit 12 is small, the newly measured electric current,
The value is stored in the developing current storage circuit 12.

新しく測定された電流値が前に測定された11!流値即
ち、現像電流記憶回路12の値より著しく増大した時電
圧E3時、(第3図のA点)Vr主現像の終点に達した
と判断する。更に現@會続はピークの電圧E4−過ぎた
点B1−追加現像の終点として現像の完了とすることが
できる。追加現像ファクタは追加現像ファクタ記憶回路
13で上記の例のように主現像終了時から所定の時間?
設定してもよく、又主現像に対する時間係で設定しても
よい、−またピーク全検出した時点を主現像の終点とし
て更に追加現像を行うことによっても、本発明ケ実現で
きることは明らかである。なお図で14は現像終了を知
らせるブザーあるいはタイマー等の機構である。
The newly measured current value is the same as the previously measured 11! When the current value, ie, the voltage E3, significantly increases from the value in the developing current storage circuit 12, it is determined that the end point of Vr main development has been reached (point A in FIG. 3). Further, the development can be completed as the peak voltage E4 - the passed point B1 - the end point of additional development. The additional development factor is stored in the additional development factor storage circuit 13 for a predetermined period of time from the end of main development as in the above example.
It is clear that the present invention can also be realized by performing additional development with the time point at which all peaks are detected as the end point of main development. . In the figure, 14 is a mechanism such as a buzzer or a timer that notifies the completion of development.

本実施例では基板3に相対する電極として白金線?用い
たがレジスト層下の金属と異なる材料の導電材料なら全
て可能であり、更にレジスト層下の金属膜としてアルミ
ニウム以外例えはモリブデン、タングステン又はクロム
等の他の金属でも勿論可能である。
In this embodiment, the electrode facing the substrate 3 is a platinum wire. Any conductive material that is different from the metal used under the resist layer can be used, and it is of course possible to use other metals other than aluminum, such as molybdenum, tungsten, or chromium, as the metal film under the resist layer.

第4図は本発明の方法を実施するための現像容器の一実
施例ケ示した模式図である。
FIG. 4 is a schematic diagram showing one embodiment of a developing container for carrying out the method of the present invention.

第4図に工れば、現像容器は外槽30、内槽31からな
り 内槽31内には現像液2が充たされ、該現像液2内
にキャリア32によって搬送される複数枚のウェハ33
(導電層及びレジスト層が形成されている)が浸漬され
ている。該キャリア32は搬送機構34を介してモータ
35と接続され、上下に揺動させることKよって現像効
率を高めウェハ上の均一性全向上させている。複数枚の
ウェハ33のうちの1つに、アルミニウム線をウェハの
金属膜であるアルミニウムに接続するよ(9)    
        ^1−うにして接続されている。また
現像液2には1つの電極となる白金線4が第1図に示し
たと同様に浸漬され、該アルミニウム線及び白金線は検
出装置へ接続される。現像液2aは内槽31の上部かラ
オーバーフローしポンプ36によって吸上げられ再び内
槽31内にその下部から供給すること罠よって現像液2
8を攪拌し現像効率とウェハの現(8)の均一性を高め
ている。
If constructed as shown in FIG. 4, the developer container consists of an outer tank 30 and an inner tank 31. The inner tank 31 is filled with a developer 2, and a plurality of wafers are transported into the developer 2 by a carrier 32. 33
(on which a conductive layer and a resist layer are formed) is immersed. The carrier 32 is connected to a motor 35 via a transport mechanism 34, and is swung up and down to increase the developing efficiency and improve the uniformity on the wafer. Connect the aluminum wire to the aluminum metal film of the wafer on one of the multiple wafers 33 (9).
^1- It is connected in this way. Further, a platinum wire 4 serving as one electrode is immersed in the developer 2 in the same manner as shown in FIG. 1, and the aluminum wire and platinum wire are connected to a detection device. The developer 2a overflows from the upper part of the inner tank 31, is sucked up by the pump 36, and is again supplied into the inner tank 31 from the lower part.
8 is stirred to improve the development efficiency and the uniformity of the wafer development (8).

発明の詳細 な説明したように、本発明の方法に↓って電気化学的に
現像状況が検出されるので再現性の工い且つ能率的な最
適現像お工び自動化が可能となる。更に本発明は水晶発
振器、弾性表面波フィルタ等周波数の制御も可能となる
As described in detail, since the method of the present invention detects the development state electrochemically, it is possible to improve reproducibility and efficiently automate the optimum development process. Furthermore, the present invention enables frequency control of crystal oscillators, surface acoustic wave filters, etc.

すなわち目視に工らず電気化学的に終点を検出するので
再現性が工く、その後に行うエツチングを精度よく行う
ことができるので発温周波数のバラツキ全率さくするこ
とができる。
That is, since the end point is detected electrochemically without visual inspection, the reproducibility is improved, and the subsequent etching can be performed with high precision, making it possible to reduce the overall variation in heating frequency.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の詳細な説明するための一実施例倉示す
模式図であり、第2A図及び第2B図はレジストの現像
工程倉示す概略断面図であり、嬉3図は現像時間と現像
電圧の関係倉示すグラフであり、第4図は本発明の方法
全実施するための現偉容器の一実施例1示した模式図で
ある。 】・・・・・・容器、2・・・・・・現像液、3・・・
・・・基板、4・・・白金線、5・・・・・・保持具、
6・・・・・・アルミニウム線、7m、7b・・・・・
・リード線、8・・・・・・抵抗、9・・・・・・増幅
器、10・・・・・・ADコンバータ、11・・・・・
・演算制御機能を備えた処理装置、12・・・・・・現
像電流記憶回路、13・・・・・・追加現像7アクタ記
憶回路、14・・・・・・ブザーあるいはタイマー、1
5・・・・・・リードリレの接点、16・・・・・・起
動スイッチ、21・・・・・・アルミニウム層、22・
・・・・・ネガレジスト、23・・・ネガレジス)(1
1光部)、30・・・・・・外槽、31・・・・・・内
槽、32・・・・・・キャリア、33・・・・・・ウェ
ハ、34・・・・・搬送機構、35・・・・・・モータ
、36・・・・・・ポンプ。 1)  山 軽き−田□
FIG. 1 is a schematic diagram showing one embodiment for explaining the present invention in detail, FIGS. 2A and 2B are schematic cross-sectional views showing the resist developing process chamber, and FIG. FIG. 4 is a graph showing the relationship between developing voltage, and FIG. 4 is a schematic diagram showing one embodiment of a developing container for carrying out the entire method of the present invention. ]... Container, 2... Developer, 3...
... Substrate, 4... Platinum wire, 5... Holder,
6... Aluminum wire, 7m, 7b...
・Lead wire, 8... Resistor, 9... Amplifier, 10... AD converter, 11...
・Processing device with arithmetic control function, 12... Development current storage circuit, 13... Additional development 7 actor storage circuit, 14... Buzzer or timer, 1
5...Reed relay contact, 16...Start switch, 21...Aluminum layer, 22...
...Negative resist, 23...Negative resist) (1
1 optical part), 30...Outer tank, 31...Inner tank, 32...Carrier, 33...Wafer, 34...Transportation Mechanism, 35...Motor, 36...Pump. 1) Yamagaruki-ta□

Claims (1)

【特許請求の範囲】 1、基板上に形成された金属膜上にレジスト層を形成し
、該レジスト層を所望のパターンに形成するために露光
し、次に該露光した基板の現像の終点検出方法において
; 前記露光した基板のレジストを通して該金属膜に金属材
料からなる接続手段を接続させて一方の電極となし、該
金属材料と異なる金属材料からなる物体を他の電極とし
て現像液に浸漬し、前記二つの電極間に流れる電流を監
視することを特徴とする現像の終点検出方法。 2、前記金属材料が前記金属膜と同一の材料からなるこ
とを特徴とする特許請求の範囲第1項記載の方法。 3、前記接続手段が現像液に浸漬中該現像液に接触しな
いように被覆されることを特徴とする特許請求の範囲第
1項記載の方法。 4、前記二つの電極間に流れる電流の変化を検出して主
現像の終了点とし、更に追加現像ファクタに基づいて追
加現像を行ない該追加現像終了点を現像の終了点とする
ことを特徴とする特許請求の範囲第1項記載の方法。 5、前記電流の変化がピーク値であることを特徴とする
特許請求の範囲第4項記載の方法。 6、前記電流の変化が勾配最大点であることを特徴とす
る特許請求の範囲第4項記載の方法。 7、前記電流の監視を現像状態監視手段と追加現像ファ
クタ記憶手段と演算制御手段とを具備する手段を用いて
行なうことを特徴とする特許請求の範囲第1項記載の方
法。
[Claims] 1. Forming a resist layer on a metal film formed on a substrate, exposing the resist layer to form a desired pattern, and then detecting the end point of development of the exposed substrate. In the method; a connecting means made of a metal material is connected to the metal film through the resist of the exposed substrate to serve as one electrode, and an object made of a metal material different from the metal material is immersed in a developer as the other electrode. . A method for detecting the end point of development, comprising monitoring a current flowing between the two electrodes. 2. The method according to claim 1, wherein the metal material is made of the same material as the metal film. 3. A method according to claim 1, characterized in that the connecting means is coated so as not to come into contact with the developer during immersion in the developer. 4. A change in the current flowing between the two electrodes is detected and determined as the end point of the main development, and further development is performed based on an additional development factor, and the end point of the additional development is determined as the end point of the development. A method according to claim 1. 5. The method according to claim 4, wherein the change in the current is a peak value. 6. The method according to claim 4, wherein the change in current is at a maximum slope point. 7. The method according to claim 1, wherein the current is monitored using means comprising a development state monitoring means, an additional development factor storage means, and an arithmetic control means.
JP14055184A 1984-07-09 1984-07-09 Detection of end point of development Granted JPS6120043A (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP14055184A JPS6120043A (en) 1984-07-09 1984-07-09 Detection of end point of development
DE8585304867T DE3581010D1 (en) 1984-07-09 1985-07-08 DEVELOPMENT END POINT PROCEDURE.
EP85304867A EP0171195B1 (en) 1984-07-09 1985-07-08 Method for detecting endpoint of development
US06/752,714 US4621037A (en) 1984-07-09 1985-07-08 Method for detecting endpoint of development

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14055184A JPS6120043A (en) 1984-07-09 1984-07-09 Detection of end point of development

Publications (2)

Publication Number Publication Date
JPS6120043A true JPS6120043A (en) 1986-01-28
JPH0511304B2 JPH0511304B2 (en) 1993-02-15

Family

ID=15271301

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14055184A Granted JPS6120043A (en) 1984-07-09 1984-07-09 Detection of end point of development

Country Status (1)

Country Link
JP (1) JPS6120043A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61167947A (en) * 1985-01-21 1986-07-29 Sigma Gijutsu Kogyo Kk Method for detecting end point of development
JPS62135838A (en) * 1985-08-19 1987-06-18 Toshiba Corp Method and apparatus for forming pattern
JPS63193151A (en) * 1987-02-06 1988-08-10 Toshiba Corp Automatic developing device
JPH0264646A (en) * 1988-08-31 1990-03-05 Toshiba Corp Developing method for resist pattern and developing device using the same

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5036765A (en) * 1973-07-06 1975-04-07
JPS584143A (en) * 1981-06-30 1983-01-11 Fujitsu Ltd Developing method for positive resist film
JPS5842042A (en) * 1981-08-28 1983-03-11 ヘキスト・アクチエンゲゼルシヤフト Development for photosensitive copying layer exposed

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5036765A (en) * 1973-07-06 1975-04-07
JPS584143A (en) * 1981-06-30 1983-01-11 Fujitsu Ltd Developing method for positive resist film
JPS5842042A (en) * 1981-08-28 1983-03-11 ヘキスト・アクチエンゲゼルシヤフト Development for photosensitive copying layer exposed

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61167947A (en) * 1985-01-21 1986-07-29 Sigma Gijutsu Kogyo Kk Method for detecting end point of development
JPS62135838A (en) * 1985-08-19 1987-06-18 Toshiba Corp Method and apparatus for forming pattern
JPS63193151A (en) * 1987-02-06 1988-08-10 Toshiba Corp Automatic developing device
JPH0264646A (en) * 1988-08-31 1990-03-05 Toshiba Corp Developing method for resist pattern and developing device using the same
JPH0516016B2 (en) * 1988-08-31 1993-03-03 Tokyo Shibaura Electric Co

Also Published As

Publication number Publication date
JPH0511304B2 (en) 1993-02-15

Similar Documents

Publication Publication Date Title
EP0171195B1 (en) Method for detecting endpoint of development
KR900002688B1 (en) Double layer photoresist technique for side-wall profile control in plasma etching processes
EP0032028B1 (en) Method and apparatus for forming electrical interconnections
JPH0431173B2 (en)
US4038744A (en) Methods of manufacturing carrier supports for integrated chips and mounting of integrated circuit chips to a substrate
JPS6120043A (en) Detection of end point of development
WO1981000646A1 (en) Device manufacture involving pattern delineation in thin layers
US7077974B2 (en) Fine-dimension masks and related processes
JPS61167947A (en) Method for detecting end point of development
CN111063657B (en) Air bridge for high current and manufacturing method
JPS584143A (en) Developing method for positive resist film
JPS58141531A (en) Semiconductor element metal thin film etching apparatus
JPH09139387A (en) Formation of electrode of semiconductor device
JPH07201922A (en) Method for forming solder bump on board
CN110661170B (en) Method for manufacturing isolation structure of semiconductor device and semiconductor device thereof
JPS58180027A (en) Manufacture of semiconductor device
JPH01243555A (en) Manufacture of semiconductor device
Glang et al. Tolerance limitations of etched film resistors
JPH01265517A (en) Etching or development end point detecting device and method thereof
JPH0525383B2 (en)
JP2538579B2 (en) Pattern forming method
US6492188B1 (en) Monitor method for quality of metal ARC (antireflection coating) layer
JPH0414235A (en) Detecting method of resist film imperfection
JPS63182817A (en) Method of development processing
JPS6246530A (en) Detection of etching end point of metallic layer