JPS61192459U - - Google Patents

Info

Publication number
JPS61192459U
JPS61192459U JP1985076636U JP7663685U JPS61192459U JP S61192459 U JPS61192459 U JP S61192459U JP 1985076636 U JP1985076636 U JP 1985076636U JP 7663685 U JP7663685 U JP 7663685U JP S61192459 U JPS61192459 U JP S61192459U
Authority
JP
Japan
Prior art keywords
semiconductor element
semiconductor
semiconductor device
lower electrode
showing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1985076636U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1985076636U priority Critical patent/JPS61192459U/ja
Publication of JPS61192459U publication Critical patent/JPS61192459U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503Stacked arrangements of devices
    • H01L2225/06555Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
    • H01L2225/06562Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の一実施例による半導体装置を
示す平面図、第2図は第1図に示す半導体装置に
実装されるパワーMOSトランジスタを示す平面
図、第3図は第1図に示す半導体装置におけるパ
ワーMOSトランジスタの実装構造を示す断面図
、第4図は従来の半導体装置の一例を示す平面図
、第5図は半導体装置を用いたモータの駆動回路
を示す回路図、第6図は第5図に示す駆動回路の
動作を説明するタイミングチヤート、第7図は従
来の半導体装置の他の例を示す平面図である。 10a,10b,10c,10d…パワーMO
Sトランジスタ、11…実装基板、12…ソース
パツド、13…ゲートパツド。
1 is a plan view showing a semiconductor device according to an embodiment of the present invention, FIG. 2 is a plan view showing a power MOS transistor mounted on the semiconductor device shown in FIG. 1, and FIG. 3 is a plan view showing the power MOS transistor shown in FIG. 4 is a cross-sectional view showing a mounting structure of a power MOS transistor in a semiconductor device; FIG. 4 is a plan view showing an example of a conventional semiconductor device; FIG. 5 is a circuit diagram showing a motor drive circuit using the semiconductor device; FIG. 5 is a timing chart explaining the operation of the drive circuit shown in FIG. 5, and FIG. 7 is a plan view showing another example of the conventional semiconductor device. 10a, 10b, 10c, 10d...Power MO
S transistor, 11... Mounting board, 12... Source pad, 13... Gate pad.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 互いに接続される複数の半導体素子を備え、一
方の半導体素子が実装基板上に装着されるととも
に、他方の半導体素子が一方の半導体素子上に装
着され、かつ前記一方の半導体素子の上部電極と
、他方の半導体素子の下部電極とが接続されたこ
とを特徴とする半導体装置。
comprising a plurality of semiconductor elements connected to each other, one semiconductor element is mounted on a mounting board, the other semiconductor element is mounted on one semiconductor element, and an upper electrode of the one semiconductor element; A semiconductor device characterized in that a lower electrode of another semiconductor element is connected to the lower electrode.
JP1985076636U 1985-05-23 1985-05-23 Pending JPS61192459U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1985076636U JPS61192459U (en) 1985-05-23 1985-05-23

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1985076636U JPS61192459U (en) 1985-05-23 1985-05-23

Publications (1)

Publication Number Publication Date
JPS61192459U true JPS61192459U (en) 1986-11-29

Family

ID=30618956

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1985076636U Pending JPS61192459U (en) 1985-05-23 1985-05-23

Country Status (1)

Country Link
JP (1) JPS61192459U (en)

Similar Documents

Publication Publication Date Title
JPS61192459U (en)
JPS5892744U (en) semiconductor element
JPS62104592U (en)
JPS61102057U (en)
JPS62152448U (en)
JPH01113367U (en)
JPS6356830U (en)
JPS6151754U (en)
JPS6157540U (en)
JPS6280345U (en)
JPS611928U (en) One-shot pulse drive device
JPS63180946U (en)
JPS6387838U (en)
JPH0229533U (en)
JPS62180961U (en)
JPH01153738U (en)
JPH0236443U (en)
JPH01100459U (en)
JPS58164250U (en) semiconductor temperature sensing element
JPS63102244U (en)
JPS5956760U (en) semiconductor integrated circuit
JPS62105634U (en)
JPS63195757U (en)
JPS6336058U (en)
JPS58127898U (en) motor drive circuit