JPS6118462Y2 - - Google Patents

Info

Publication number
JPS6118462Y2
JPS6118462Y2 JP8595181U JP8595181U JPS6118462Y2 JP S6118462 Y2 JPS6118462 Y2 JP S6118462Y2 JP 8595181 U JP8595181 U JP 8595181U JP 8595181 U JP8595181 U JP 8595181U JP S6118462 Y2 JPS6118462 Y2 JP S6118462Y2
Authority
JP
Japan
Prior art keywords
comparator
diode
transistor
input
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP8595181U
Other languages
English (en)
Japanese (ja)
Other versions
JPS57198072U (en:Method
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP8595181U priority Critical patent/JPS6118462Y2/ja
Publication of JPS57198072U publication Critical patent/JPS57198072U/ja
Application granted granted Critical
Publication of JPS6118462Y2 publication Critical patent/JPS6118462Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Circuits Of Receivers In General (AREA)
JP8595181U 1981-06-10 1981-06-10 Expired JPS6118462Y2 (en:Method)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP8595181U JPS6118462Y2 (en:Method) 1981-06-10 1981-06-10

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP8595181U JPS6118462Y2 (en:Method) 1981-06-10 1981-06-10

Publications (2)

Publication Number Publication Date
JPS57198072U JPS57198072U (en:Method) 1982-12-16
JPS6118462Y2 true JPS6118462Y2 (en:Method) 1986-06-04

Family

ID=29881202

Family Applications (1)

Application Number Title Priority Date Filing Date
JP8595181U Expired JPS6118462Y2 (en:Method) 1981-06-10 1981-06-10

Country Status (1)

Country Link
JP (1) JPS6118462Y2 (en:Method)

Also Published As

Publication number Publication date
JPS57198072U (en:Method) 1982-12-16

Similar Documents

Publication Publication Date Title
KR920003447B1 (ko) 슈미트트리거회로
GB2084826A (en) Full-wave rectifying circuit
US5798663A (en) Precision hysteresis generator
JPS6118462Y2 (en:Method)
US2956241A (en) Complementary transistor multivibrator
JP2533201B2 (ja) Ａｍ検波回路
US4335322A (en) Pulse generator for producing a pulse having a pulse width dependent on an input signal
JPS5921549Y2 (ja) 単安定マルチバイブレ−タ
JPS5852727Y2 (ja) クリック防止回路
JPH0332113Y2 (en:Method)
JPS6133483B2 (en:Method)
US4430618A (en) Input buffer circuit
JPH0311745Y2 (en:Method)
JPH024521Y2 (en:Method)
JP2599429Y2 (ja) 光電変換回路
US3986056A (en) Circuit for transforming a trigger signal into a pulse
JPS5929397Y2 (ja) 単安定回路
JPH0227632Y2 (en:Method)
JPS5852728Y2 (ja) クリック防止回路
JPH0113463Y2 (en:Method)
JPH0212738Y2 (en:Method)
JPH0537549Y2 (en:Method)
KR100281357B1 (ko) 입력레벨에관계없이안정적인출력을얻을수있는입력레벨제한기를포함한비교기회로
JP2690521B2 (ja) 減電圧検出回路
JPS5926671Y2 (ja) シュミット回路