JPS61172348A - Lsi element for liquid crystal drive - Google Patents

Lsi element for liquid crystal drive

Info

Publication number
JPS61172348A
JPS61172348A JP1238285A JP1238285A JPS61172348A JP S61172348 A JPS61172348 A JP S61172348A JP 1238285 A JP1238285 A JP 1238285A JP 1238285 A JP1238285 A JP 1238285A JP S61172348 A JPS61172348 A JP S61172348A
Authority
JP
Japan
Prior art keywords
lsi
liquid crystal
terminal
wiring
lsi element
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1238285A
Other languages
Japanese (ja)
Inventor
Kiichiro Kubo
毅一郎 久保
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP1238285A priority Critical patent/JPS61172348A/en
Priority to GB08527155A priority patent/GB2166899B/en
Priority to US06/795,454 priority patent/US4687300A/en
Priority to DE19853539531 priority patent/DE3539531A1/en
Publication of JPS61172348A publication Critical patent/JPS61172348A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333Constructional arrangements; Manufacturing methods
    • G02F1/1345Conductors connecting electrodes to cell terminals
    • G02F1/13452Conductors connecting driver circuitry and terminals of panels

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

PURPOSE:To enable to connect two pieces of the LSI elements constituting an LSI element for liquid crystal drive without making a wiring cross on the liquid crystal panel by a method wherein wiring free distribution exclusive terminals are provided between the same signal terminals in the LSI element for liquid crystal drive with the same signal terminals provided at two placed in a mirror symmetrical state. CONSTITUTION:LSI elements 11 and 12 consisting of the same type are made the same signal terminals 13-15 thereof dispose in a mirror symmetrical state and solder bumps for connection are formed to the signal terminals 13-15. When a signal (c) different from a signal (b) to be applied to the terminal 14 of the LSI element 11 is applied to the terminal 14 of the LSI element 12, the signal (c) is once connected to a wiring free distribution exclusive terminal 16 on the input side of the LSI element 11 and when a wiring free distribution exclusive terminal 16 on the output side of the LSI element 11 is connected to the terminal 14 on the input side of the LSI element 12, the connection between the LSI elements 11 and 12 can be performed without making a wiring cross on the liquid crystal panel. As the wiring free distribution exclusive terminals are provided between the same signal terminals of the LSI elements in such a way, the mutually different signals can be applied to the same signal terminals of two pieces of the LSI elements without making a wiring cross on the liquid crystal panel.

Description

【発明の詳細な説明】 〔発明の利用分野〕 本発明は液晶パネルに直接接続するために端子に半田バ
ンプが形成された液晶駆動用LSI素子に係り、特に液
晶パネルに複数個のLSI素子を直接接続する場合に好
適なLSI素子の端子配置形成構造に関する。
[Detailed Description of the Invention] [Field of Application of the Invention] The present invention relates to a liquid crystal driving LSI element having solder bumps formed on its terminals for direct connection to a liquid crystal panel, and particularly relates to an LSI element for driving a liquid crystal panel in which a plurality of LSI elements are connected to a liquid crystal panel. The present invention relates to a terminal arrangement and formation structure of an LSI element suitable for direct connection.

〔発明の背景〕[Background of the invention]

従来、液晶パネル上に複数個のLSI素子を直接接続し
、各LSI素子を結線する場合、液晶パネル上で配線交
差を行なう必要がある。このためには多層配線形成技術
などの複雑なプロセスを必要とする。
Conventionally, when a plurality of LSI elements are directly connected on a liquid crystal panel and each LSI element is wired, it is necessary to cross the wiring on the liquid crystal panel. This requires complex processes such as multilayer wiring formation technology.

これを避けるために、従来、第1図に示すようにJL8
1素子1.2の同一信号端子3.4.5− を鏡面対称
状に配置して複数のLSI素子1.2を結線する方法が
知られている。図示の例は、両方のLSI素子1.2の
端子3に信号aを加え、一方のLSI素子1の端子4に
信号すを、他方のLSI素子2の端子4に信号すと異な
る信号Cをそれぞれ加え、また両方のLSI素子1.2
の端子5に信号dを加えた場合を示す。
In order to avoid this, conventionally, JL8
A method is known in which a plurality of LSI elements 1.2 are connected by arranging the same signal terminals 3.4.5- of one element 1.2 in mirror symmetry. In the illustrated example, when signal a is applied to terminal 3 of both LSI elements 1 and 2, and signal A is applied to terminal 4 of one LSI element 1 and signal A is applied to terminal 4 of the other LSI element 2, a different signal C is generated. Add each and both LSI elements 1.2
The case where signal d is applied to terminal 5 of is shown.

しかし、この構造においても、両方のLSI素子1.2
の同一端子に共通の配線a、dを加える場合は問題ない
が、LSI素子2の端子4に信号す以外の信号Cを加え
たい場合は、このままの状態では液晶パネル上の領域6
で配線交差が必要となってしまう。
However, even in this structure, both LSI elements 1.2
There is no problem if you add the common wires a and d to the same terminal of the
This requires wiring to cross.

〔発明の目的〕[Purpose of the invention]

本発明の目的は、液晶パネル上で配線交差をすることな
しに結線できる液晶駆動用LSI素子を提供することに
ある。
An object of the present invention is to provide a liquid crystal driving LSI element that can be connected on a liquid crystal panel without wiring lines crossing each other.

〔発明の概要〕[Summary of the invention]

本発明は上記目的を達成するために、液晶パネルに直接
接続するために端子に半田バンプを形成してなり、同一
信号端子を鏡面対称に2箇所設けた液晶駆動用LSI素
子fこおいて、前記端子の間に配線引回し専用端子を設
けたことを特徴とする。
In order to achieve the above object, the present invention provides an LSI element f for driving a liquid crystal, in which solder bumps are formed on the terminals for direct connection to the liquid crystal panel, and the same signal terminal is provided in two mirror-symmetrical locations. The present invention is characterized in that a terminal dedicated to wiring is provided between the terminals.

〔発明の実施例〕[Embodiments of the invention]

以下、本発明の一実施例を第2図により説明する。同一
品種よりなるLSI素子11.12は同一信号端子13
.14.15を鏡面対称状に配置してなり、前記信号端
子13.14.15には接続用の半田バンプが形成され
ている。また端子14と15間には配線引回し専用端子
16がLSI素子11.12内でAI配線で結線されて
おり、LSIロジック部には何ら影響を及ぼさない。
An embodiment of the present invention will be described below with reference to FIG. LSI elements 11 and 12 made of the same type have the same signal terminal 13
.. 14 and 15 are arranged mirror-symmetrically, and solder bumps for connection are formed on the signal terminals 13, 14, and 15. Further, a wiring routing dedicated terminal 16 is connected between the terminals 14 and 15 by AI wiring within the LSI element 11.12, and does not have any influence on the LSI logic section.

そこで、LSI素子12の端子14に、LSI素子11
の端子14に加える信号すと異なる信号Cを加える場合
には、信号Cを一旦LSI素子11の入力側配線引回し
専用端子16#こ結線し、LSI素子11の出力側配線
引回し専用端子16をLSI素子12の入力側端子14
に結線すれば、液晶パネル上で配線交差することなしに
できる。
Therefore, the LSI element 11 is connected to the terminal 14 of the LSI element 12.
When applying a signal C that is different from the signal to be applied to the terminal 14, first connect the signal C to the input side wiring routing dedicated terminal 16# of the LSI element 11, and then connect the signal C to the output side wiring routing dedicated terminal 16# of the LSI element 11. The input side terminal 14 of the LSI element 12
If you connect the wires to the LCD panel, you can do it without crossing the wires on the LCD panel.

〔発明の効果〕〔Effect of the invention〕

以上の説明から明らかなように、本発明によれば、端子
の間に配線引回し専用端子を設けてなるので、2個のL
SI素子の同一信号端子に異なる信号を液晶パネル上で
配線交差することなしに加えることができる。このため
、液晶パネル電極のコモン電極駆動LSI素子とセグメ
ント電極駆動LSI素子のようにクロック信号、時分割
バイアス電圧の異なるLSI同志の結線が容易となり、
液晶パネル配線パターン設計時間の短縮及び配線交差不
用によるプロセスの簡略化を図ることができる。
As is clear from the above description, according to the present invention, since a terminal dedicated to wiring is provided between the terminals, two L
Different signals can be applied to the same signal terminal of the SI element without crossing wires on the liquid crystal panel. Therefore, it is easy to connect LSIs with different clock signals and time-division bias voltages, such as common electrode drive LSI elements and segment electrode drive LSI elements of liquid crystal panel electrodes.
It is possible to shorten the time required to design a liquid crystal panel wiring pattern and to simplify the process by eliminating the need for crossing wiring.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は従来のLSI素子の結線状態を示す概略説明図
、第2図は本発明になるLSI素子の一実施例の結線状
態を示す概略説明図である。 11.12・・・LSI素子、   13.14.15
・・・端子、   16・・・配線引回し専用端子、a
、b、c、d・・・信号。 代理人 弁理士 小 川 勝 男 第1図 第2図
FIG. 1 is a schematic explanatory diagram showing the wiring state of a conventional LSI element, and FIG. 2 is a schematic explanatory diagram showing the wiring state of an embodiment of the LSI element according to the present invention. 11.12...LSI element, 13.14.15
...terminal, 16...terminal for wiring routing, a
, b, c, d...signal. Agent: Patent Attorney Katsutoshi OgawaFigure 1Figure 2

Claims (1)

【特許請求の範囲】[Claims]  液晶パネルに直接接続するために端子に半田バンプを
形成してなり、同一信号端子を鏡面対称に2箇所設けた
液晶駆動用LSI素子において、前記端子の間に配線引
回し専用端子を設けたことを特徴とする液晶駆動用LS
I素子。
In a liquid crystal driving LSI element in which solder bumps are formed on the terminals for direct connection to a liquid crystal panel and the same signal terminal is provided in two mirror-symmetrical locations, a terminal dedicated for wiring routing is provided between the terminals. LCD drive LS featuring
I element.
JP1238285A 1984-11-09 1985-01-28 Lsi element for liquid crystal drive Pending JPS61172348A (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP1238285A JPS61172348A (en) 1985-01-28 1985-01-28 Lsi element for liquid crystal drive
GB08527155A GB2166899B (en) 1984-11-09 1985-11-04 Liquid crystal display device
US06/795,454 US4687300A (en) 1984-11-09 1985-11-06 Liquid crystal display device
DE19853539531 DE3539531A1 (en) 1984-11-09 1985-11-07 LIQUID CRYSTAL DISPLAY

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1238285A JPS61172348A (en) 1985-01-28 1985-01-28 Lsi element for liquid crystal drive

Publications (1)

Publication Number Publication Date
JPS61172348A true JPS61172348A (en) 1986-08-04

Family

ID=11803716

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1238285A Pending JPS61172348A (en) 1984-11-09 1985-01-28 Lsi element for liquid crystal drive

Country Status (1)

Country Link
JP (1) JPS61172348A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002141458A (en) * 2000-11-02 2002-05-17 Mitsubishi Electric Corp Semiconductor integrated device
JP2009168867A (en) * 2008-01-11 2009-07-30 Hitachi Displays Ltd Display device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002141458A (en) * 2000-11-02 2002-05-17 Mitsubishi Electric Corp Semiconductor integrated device
JP4606567B2 (en) * 2000-11-02 2011-01-05 ルネサスエレクトロニクス株式会社 Semiconductor integrated device
JP2009168867A (en) * 2008-01-11 2009-07-30 Hitachi Displays Ltd Display device

Similar Documents

Publication Publication Date Title
JPS63256877A (en) Test circuit
JPH03171662A (en) Signal line system
KR930005378B1 (en) Lcd device and integrated circuit for lcd
JPH0251252A (en) Wiring structure of integrated circuit
JPS61172348A (en) Lsi element for liquid crystal drive
JPH09258249A (en) Semiconductor integrated circuit
JPH04333095A (en) Semiconductor device
CN220357374U (en) Display module, display screen and electronic equipment
JPH0383019A (en) Liquid crystal display device
JPS62123756A (en) Semiconductor integrated circuit device
JPS63107316A (en) Clock distribution structure of gate array
JPH04196226A (en) Semiconductor integrated circuit
JPS6373548A (en) Semiconductor integrated circuit
JPS60134462A (en) Integrated semiconductor logic circuit device
KR940000204Y1 (en) Dynamic input unit for plc
JPS63275146A (en) Semiconductor element for driving liquid crystal
JPH03175655A (en) Logic ic
JPH0214489A (en) Semiconductor integrated circuit device
JPH07117575B2 (en) Semiconductor integrated circuit
JPH0784278A (en) Liquid crystal display panel
JPS61154336A (en) N-train pulse detecting circuit
JPH01217943A (en) Gate array semiconductor device
JPH0582644A (en) Custom integrated circuit
JP2002040460A (en) Liquid crystal display device
JPH01117339A (en) Polycell type functional block