JPS6117173B2 - - Google Patents
Info
- Publication number
- JPS6117173B2 JPS6117173B2 JP2831781A JP2831781A JPS6117173B2 JP S6117173 B2 JPS6117173 B2 JP S6117173B2 JP 2831781 A JP2831781 A JP 2831781A JP 2831781 A JP2831781 A JP 2831781A JP S6117173 B2 JPS6117173 B2 JP S6117173B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- input
- logic
- terminal
- state
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000000872 buffer Substances 0.000 description 24
- 238000010586 diagram Methods 0.000 description 5
- 239000002131 composite material Substances 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
- H03K17/60—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being bipolar transistors
- H03K17/62—Switching arrangements with several input- output-terminals, e.g. multiplexers, distributors
Landscapes
- Electronic Switches (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2831781A JPS57143922A (en) | 1981-03-02 | 1981-03-02 | Multiplexer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2831781A JPS57143922A (en) | 1981-03-02 | 1981-03-02 | Multiplexer |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57143922A JPS57143922A (en) | 1982-09-06 |
JPS6117173B2 true JPS6117173B2 (da) | 1986-05-06 |
Family
ID=12245228
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2831781A Granted JPS57143922A (en) | 1981-03-02 | 1981-03-02 | Multiplexer |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57143922A (da) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0520136U (ja) * | 1991-08-28 | 1993-03-12 | 日本電子機器株式会社 | 制御装置のcpuバツクアツプ装置 |
-
1981
- 1981-03-02 JP JP2831781A patent/JPS57143922A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS57143922A (en) | 1982-09-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2717111B2 (ja) | 送信ゲート直列マルチプレクサ | |
US4593390A (en) | Pipeline multiplexer | |
EP0964521B1 (en) | Logic module with configurable combinational and sequential blocks | |
US5781033A (en) | Logic module with configurable combinational and sequential blocks | |
US4710650A (en) | Dual domino CMOS logic circuit, including complementary vectorization and integration | |
US5280203A (en) | Look-ahead asynchronous register set/reset in programmable logic device | |
EP0372749A2 (en) | Semiconductor integrated circuit | |
US5045714A (en) | Multiplexer with improved channel select circuitry | |
US5224065A (en) | Arithmetic operation unit having bit inversion function | |
EP0219846B1 (en) | Latch circuit tolerant of undefined control signals | |
KR960042413A (ko) | 데이터 처리 시스템 | |
KR100214399B1 (ko) | 고속 동기 카운터 회로 | |
US5546035A (en) | Latch circuit having a logical operation function | |
US4110697A (en) | Digital bypassable register interface | |
JPS6117173B2 (da) | ||
US4564772A (en) | Latching circuit speed-up technique | |
JPH06291604A (ja) | 可変遅延回路 | |
JPH0437447B2 (da) | ||
EP0445880B1 (en) | Write-acknowledge circuit comprising a write detector and a bistable element for four-phase handshake signalling | |
US7443846B1 (en) | Implementation of a multiplexer in integrated circuitry | |
JPH051161Y2 (da) | ||
KR100199190B1 (ko) | 데이타 포착회로 | |
KR920008260B1 (ko) | 3-상태(tri-state) 방지용 논리회로 | |
US5675774A (en) | Circuit element on a single ended interconnection for generating a logical output finish/clock signal when detecting a state change to logical "1 or 0". | |
JPH05265949A (ja) | 集積回路装置 |