JPS61169926A - キ−ボ−ド入力装置におけるイメ−ジ発生防止方式 - Google Patents
キ−ボ−ド入力装置におけるイメ−ジ発生防止方式Info
- Publication number
- JPS61169926A JPS61169926A JP60009701A JP970185A JPS61169926A JP S61169926 A JPS61169926 A JP S61169926A JP 60009701 A JP60009701 A JP 60009701A JP 970185 A JP970185 A JP 970185A JP S61169926 A JPS61169926 A JP S61169926A
- Authority
- JP
- Japan
- Prior art keywords
- key
- signal
- image
- circuit
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims description 22
- 239000011159 matrix material Substances 0.000 claims description 2
- 230000002401 inhibitory effect Effects 0.000 abstract 1
- 238000001514 detection method Methods 0.000 description 16
- 238000010586 diagram Methods 0.000 description 12
- 230000002265 prevention Effects 0.000 description 2
- 241000272814 Anser sp. Species 0.000 description 1
- 235000010575 Pueraria lobata Nutrition 0.000 description 1
- 241000219781 Pueraria montana var. lobata Species 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
Landscapes
- Input From Keyboards Or The Like (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60009701A JPS61169926A (ja) | 1985-01-22 | 1985-01-22 | キ−ボ−ド入力装置におけるイメ−ジ発生防止方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60009701A JPS61169926A (ja) | 1985-01-22 | 1985-01-22 | キ−ボ−ド入力装置におけるイメ−ジ発生防止方式 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61169926A true JPS61169926A (ja) | 1986-07-31 |
| JPH0470647B2 JPH0470647B2 (enExample) | 1992-11-11 |
Family
ID=11727533
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60009701A Granted JPS61169926A (ja) | 1985-01-22 | 1985-01-22 | キ−ボ−ド入力装置におけるイメ−ジ発生防止方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61169926A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62135919A (ja) * | 1985-12-10 | 1987-06-18 | Oki Electric Ind Co Ltd | キ−ボ−ド装置 |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6155725A (ja) * | 1984-08-28 | 1986-03-20 | Fujitsu Ltd | キ−ボ−ド装置 |
| JPS61143829A (ja) * | 1984-12-14 | 1986-07-01 | Canon Inc | 入力制御装置 |
-
1985
- 1985-01-22 JP JP60009701A patent/JPS61169926A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6155725A (ja) * | 1984-08-28 | 1986-03-20 | Fujitsu Ltd | キ−ボ−ド装置 |
| JPS61143829A (ja) * | 1984-12-14 | 1986-07-01 | Canon Inc | 入力制御装置 |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62135919A (ja) * | 1985-12-10 | 1987-06-18 | Oki Electric Ind Co Ltd | キ−ボ−ド装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0470647B2 (enExample) | 1992-11-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4175692A (en) | Error correction and detection systems | |
| US4141268A (en) | Keyboard apparatus for an electronic musical instrument | |
| US4607385A (en) | Character recognition apparatus | |
| WO1983001848A1 (en) | Memory security system | |
| EP0260433A2 (en) | Multi-address space control method | |
| US6181592B1 (en) | Content addressable memory | |
| US5526486A (en) | Apparatus for detecting undefined states of a finite state machine (FSM) and resetting the FSM upon detection | |
| JP2885600B2 (ja) | 半導体集積回路 | |
| JPS61169926A (ja) | キ−ボ−ド入力装置におけるイメ−ジ発生防止方式 | |
| US4912712A (en) | Fault detection circuit capable of detecting burst errors in an LRU memory | |
| JPS60181911A (ja) | キ−ボ−ド入力装置におけるイメ−ジ発生防止方式 | |
| US5007056A (en) | Processing circuit having an error detecting and correcting circuit therein | |
| JP2518333B2 (ja) | 記憶装置 | |
| US5375231A (en) | Control memory error correcting apparatus | |
| KR100202611B1 (ko) | 키이보드 스캔장치 | |
| JPH04341999A (ja) | 論理icの誤動作防止回路 | |
| JPH05158810A (ja) | 誤り検出回路 | |
| JPS6223337B2 (enExample) | ||
| JPH04364577A (ja) | 特定データパターン検出方法 | |
| JPH0715641B2 (ja) | システムパラメ−タの設定ガ−ド装置 | |
| JPH01273152A (ja) | キャッシュメモリ制御方式 | |
| JPH0338752A (ja) | 記憶装置 | |
| JPH064419A (ja) | バスシステムエラー検出回路 | |
| JPH02143352A (ja) | メモリエラー検出修正方式 | |
| JPH0588993A (ja) | メモリ制御システム |