JPS6115461B2 - - Google Patents

Info

Publication number
JPS6115461B2
JPS6115461B2 JP54064688A JP6468879A JPS6115461B2 JP S6115461 B2 JPS6115461 B2 JP S6115461B2 JP 54064688 A JP54064688 A JP 54064688A JP 6468879 A JP6468879 A JP 6468879A JP S6115461 B2 JPS6115461 B2 JP S6115461B2
Authority
JP
Japan
Prior art keywords
module
bus
data
address
transmitting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54064688A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55156446A (en
Inventor
Mitsuhiro Ishizaka
Shigeo Nakatsuka
Takane Kakuno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP6468879A priority Critical patent/JPS55156446A/ja
Publication of JPS55156446A publication Critical patent/JPS55156446A/ja
Publication of JPS6115461B2 publication Critical patent/JPS6115461B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/3625—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using a time dependent access

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Small-Scale Networks (AREA)
  • Bus Control (AREA)
JP6468879A 1979-05-25 1979-05-25 Bus controller Granted JPS55156446A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6468879A JPS55156446A (en) 1979-05-25 1979-05-25 Bus controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6468879A JPS55156446A (en) 1979-05-25 1979-05-25 Bus controller

Publications (2)

Publication Number Publication Date
JPS55156446A JPS55156446A (en) 1980-12-05
JPS6115461B2 true JPS6115461B2 (OSRAM) 1986-04-24

Family

ID=13265336

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6468879A Granted JPS55156446A (en) 1979-05-25 1979-05-25 Bus controller

Country Status (1)

Country Link
JP (1) JPS55156446A (OSRAM)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4837785A (en) * 1983-06-14 1989-06-06 Aptec Computer Systems, Inc. Data transfer system and method of operation thereof

Also Published As

Publication number Publication date
JPS55156446A (en) 1980-12-05

Similar Documents

Publication Publication Date Title
US4149238A (en) Computer interface
US4041472A (en) Data processing internal communications system having plural time-shared intercommunication buses and inter-bus communication means
US5146607A (en) Method and apparatus for sharing information between a plurality of processing units
EP0451938B1 (en) Multiple cluster signal processor
US4418382A (en) Information exchange processor
US4724520A (en) Modular multiport data hub
JP3645281B2 (ja) 共用メモリを有するマルチプロセッサ・システム
EP0318221A2 (en) Controlling responding by users of an intercommunications bus
EP0486167A2 (en) Multiple computer system with combiner/memory interconnection system
JPH02144649A (ja) マルチプロセサシステムにおけるダイレクト・メモリ・アクセス制御装置
EP1276045A2 (en) Cluster system, computer and program
US5664142A (en) Chained DMA devices for crossing common buses
EP0251686B1 (en) Method and apparatus for sharing information between a plurality of processing units
JPS6115461B2 (OSRAM)
US5528768A (en) Multiprocessor communication system having a paritioned main memory where individual processors write to exclusive portions of the main memory and read from the entire main memory
US4583167A (en) Procedure and apparatus for conveying external and output data to a processor system
US5175832A (en) Modular memory employing varying number of imput shift register stages
JPS61217858A (ja) デ−タ伝送装置
Anderson Interconnecting a distributed processor system for avionics
JPS6146550A (ja) バス間結合装置
JPS6367702B2 (OSRAM)
JPH04282938A (ja) 通信制御装置
JPH0469763A (ja) 階層型バス接続の並列計算機
SU693364A1 (ru) Устройство сопр жени с магистралью
SU934465A1 (ru) Процессор ввода-вывода