JPS6115249A - Ｔｌｂ制御方式 - Google Patents

Ｔｌｂ制御方式

Info

Publication number
JPS6115249A
JPS6115249A JP59135906A JP13590684A JPS6115249A JP S6115249 A JPS6115249 A JP S6115249A JP 59135906 A JP59135906 A JP 59135906A JP 13590684 A JP13590684 A JP 13590684A JP S6115249 A JPS6115249 A JP S6115249A
Authority
JP
Japan
Prior art keywords
entry
page
tlb
bit
modify
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59135906A
Other languages
English (en)
Japanese (ja)
Other versions
JPH024016B2 (cs
Inventor
Kazutoshi Eguchi
江口　和俊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP59135906A priority Critical patent/JPS6115249A/ja
Priority to US06/749,866 priority patent/US4731740A/en
Publication of JPS6115249A publication Critical patent/JPS6115249A/ja
Publication of JPH024016B2 publication Critical patent/JPH024016B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP59135906A 1984-06-30 1984-06-30 Ｔｌｂ制御方式 Granted JPS6115249A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP59135906A JPS6115249A (ja) 1984-06-30 1984-06-30 Ｔｌｂ制御方式
US06/749,866 US4731740A (en) 1984-06-30 1985-06-28 Translation lookaside buffer control system in computer or virtual memory control scheme

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59135906A JPS6115249A (ja) 1984-06-30 1984-06-30 Ｔｌｂ制御方式

Publications (2)

Publication Number Publication Date
JPS6115249A true JPS6115249A (ja) 1986-01-23
JPH024016B2 JPH024016B2 (cs) 1990-01-25

Family

ID=15162590

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59135906A Granted JPS6115249A (ja) 1984-06-30 1984-06-30 Ｔｌｂ制御方式

Country Status (1)

Country Link
JP (1) JPS6115249A (cs)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1992005494A1 (fr) * 1990-09-20 1992-04-02 Fujitsu Limited Systeme equipe d'un processeur et procede de conversion d'adresses dans ledit systeme
CN1077510C (zh) * 1994-09-28 2002-01-09 索尼公司 打印方法和图象打印装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58139387A (ja) * 1982-02-12 1983-08-18 Hitachi Ltd アドレス変換方式

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58139387A (ja) * 1982-02-12 1983-08-18 Hitachi Ltd アドレス変換方式

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1992005494A1 (fr) * 1990-09-20 1992-04-02 Fujitsu Limited Systeme equipe d'un processeur et procede de conversion d'adresses dans ledit systeme
CN1077510C (zh) * 1994-09-28 2002-01-09 索尼公司 打印方法和图象打印装置

Also Published As

Publication number Publication date
JPH024016B2 (cs) 1990-01-25

Similar Documents

Publication Publication Date Title
JP4567789B2 (ja) Ｔｌｂロックインジケータ
KR100372293B1 (ko) 가상및물리인덱스캐시에서가상번지용캐시가능속성
US20130339656A1 (en) Compare and Replace DAT Table Entry
US4731740A (en) Translation lookaside buffer control system in computer or virtual memory control scheme
CN108139981A (zh) 一种页表缓存tlb中表项的访问方法，及处理芯片
JPS6184756A (ja) メモリアクセス制御装置
KR102811298B1 (ko) 다중 가드 태그 설정 명령어
CN102473091A (zh) 使用聚合的小页面的扩展的页面大小
KR20020039685A (ko) 미세 단위 변환 식별
JPH0997230A (ja) データ転送方法及びシステム
TWI437488B (zh) 微處理器及適用於微處理器之操作方法
JP2768503B2 (ja) 仮想記憶アドレス空間アクセス制御方式
JP5128093B2 (ja) 複数のアドレス・キャッシュ・エントリを無効化する装置
EP0377431A2 (en) Apparatus and method for address translation of non-aligned double word virtual addresses
JPS62222344A (ja) アドレス変換機構
JPS6115249A (ja) Ｔｌｂ制御方式
CA1267442A (en) Information processing system with enhanced instruction execution and support control
JPH0192856A (ja) アクセス及び欠陥論理信号を用いて主メモリユニットを保護する装置及び方法
JPS644214B2 (cs)
US5815729A (en) Method and apparatus for on the fly descriptor validation
JPS6115250A (ja) Ｔｌｂ制御方式
CN113641403B (zh) 微处理器和在微处理器中实现的方法
JPH0385636A (ja) 命令先行制御装置
JP2000148665A (ja) データ処理装置
Crisu An architectural survey and modeling of data cache memories in verilog hdl