JPS6114536B2 - - Google Patents

Info

Publication number
JPS6114536B2
JPS6114536B2 JP370878A JP370878A JPS6114536B2 JP S6114536 B2 JPS6114536 B2 JP S6114536B2 JP 370878 A JP370878 A JP 370878A JP 370878 A JP370878 A JP 370878A JP S6114536 B2 JPS6114536 B2 JP S6114536B2
Authority
JP
Japan
Prior art keywords
address
instruction
branch
microinstruction
microprogram
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP370878A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5497341A (en
Inventor
Kazuhide Iwata
Shigeki Shibayama
Nobuo Okuda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP370878A priority Critical patent/JPS5497341A/ja
Publication of JPS5497341A publication Critical patent/JPS5497341A/ja
Publication of JPS6114536B2 publication Critical patent/JPS6114536B2/ja
Granted legal-status Critical Current

Links

JP370878A 1978-01-19 1978-01-19 Microprogram control system Granted JPS5497341A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP370878A JPS5497341A (en) 1978-01-19 1978-01-19 Microprogram control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP370878A JPS5497341A (en) 1978-01-19 1978-01-19 Microprogram control system

Publications (2)

Publication Number Publication Date
JPS5497341A JPS5497341A (en) 1979-08-01
JPS6114536B2 true JPS6114536B2 (ko) 1986-04-19

Family

ID=11564838

Family Applications (1)

Application Number Title Priority Date Filing Date
JP370878A Granted JPS5497341A (en) 1978-01-19 1978-01-19 Microprogram control system

Country Status (1)

Country Link
JP (1) JPS5497341A (ko)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0895785A (ja) * 1994-09-29 1996-04-12 Nec Software Ltd 分岐予測装置

Also Published As

Publication number Publication date
JPS5497341A (en) 1979-08-01

Similar Documents

Publication Publication Date Title
KR100395763B1 (ko) 멀티프로세싱 마이크로프로세서에 적합한 분기 예측기
JP2603626B2 (ja) データ処理装置
US4476525A (en) Pipeline-controlled data processing system capable of performing a plurality of instructions simultaneously
US4827402A (en) Branch advanced control apparatus for advanced control of a branch instruction in a data processing system
US4775927A (en) Processor including fetch operation for branch instruction with control tag
US4179731A (en) Microprogrammed control system
EP0320098B1 (en) Jump prediction
EP0094535B1 (en) Pipe-line data processing system
US4739470A (en) Data processing system
KR100570906B1 (ko) 데이터처리기에서조건부분기실행을제어하기위한장치및방법
US5146570A (en) System executing branch-with-execute instruction resulting in next successive instruction being execute while specified target instruction is prefetched for following execution
EP0297943B1 (en) Microcode reading control system
US5644759A (en) Apparatus and method for processing a jump instruction preceded by a skip instruction
US5142630A (en) System for calculating branch destination address based upon address mode bit in operand before executing an instruction which changes the address mode and branching
JPH031231A (ja) マイクロプログラム制御装置
JPS6114536B2 (ko)
KR920006770B1 (ko) 명령을 페치(fetch)하기 위한 제어 시스템
JP2001100994A (ja) モードを変更する分岐命令を制御する命令処理装置および方法
WO2002039272A9 (en) Method and apparatus for reducing branch latency
JP3335735B2 (ja) 演算処理装置
JPH07262006A (ja) 分岐ターゲットアドレスキャッシュを備えたデータプロセッサ
JP2772100B2 (ja) 並列命令フェッチ機構
US20030018883A1 (en) Microcode branch prediction indexing to macrocode instruction addresses
EP0211487A1 (en) Conditional operations in computers
JP3558481B2 (ja) データ処理装置