JPS6112286B2 - - Google Patents

Info

Publication number
JPS6112286B2
JPS6112286B2 JP55129586A JP12958680A JPS6112286B2 JP S6112286 B2 JPS6112286 B2 JP S6112286B2 JP 55129586 A JP55129586 A JP 55129586A JP 12958680 A JP12958680 A JP 12958680A JP S6112286 B2 JPS6112286 B2 JP S6112286B2
Authority
JP
Japan
Prior art keywords
circuit
digit
input
encoding
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55129586A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5755450A (en
Inventor
Takafumi Yamada
Tomoatsu Yanagida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP55129586A priority Critical patent/JPS5755450A/ja
Publication of JPS5755450A publication Critical patent/JPS5755450A/ja
Publication of JPS6112286B2 publication Critical patent/JPS6112286B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491—Computations with decimal numbers radix 12 or 20.
    • G06F7/4915—Multiplying; Dividing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
JP55129586A 1980-09-18 1980-09-18 Producing system of multiple of four in binary coded decimal number Granted JPS5755450A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55129586A JPS5755450A (en) 1980-09-18 1980-09-18 Producing system of multiple of four in binary coded decimal number

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55129586A JPS5755450A (en) 1980-09-18 1980-09-18 Producing system of multiple of four in binary coded decimal number

Publications (2)

Publication Number Publication Date
JPS5755450A JPS5755450A (en) 1982-04-02
JPS6112286B2 true JPS6112286B2 (US06623731-20030923-C00012.png) 1986-04-07

Family

ID=15013106

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55129586A Granted JPS5755450A (en) 1980-09-18 1980-09-18 Producing system of multiple of four in binary coded decimal number

Country Status (1)

Country Link
JP (1) JPS5755450A (US06623731-20030923-C00012.png)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63164287U (US06623731-20030923-C00012.png) * 1987-04-16 1988-10-26

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63164287U (US06623731-20030923-C00012.png) * 1987-04-16 1988-10-26

Also Published As

Publication number Publication date
JPS5755450A (en) 1982-04-02

Similar Documents

Publication Publication Date Title
US6233597B1 (en) Computing apparatus for double-precision multiplication
JPH0428180B2 (US06623731-20030923-C00012.png)
US3842250A (en) Circuit for implementing rounding in add/subtract logic networks
KR100413529B1 (ko) 잉여 이진수 연산을 채택한 디지털 곱셈 장치 및 방법
US4677583A (en) Apparatus for decimal multiplication
JPS6112286B2 (US06623731-20030923-C00012.png)
JPH0149973B2 (US06623731-20030923-C00012.png)
US6546411B1 (en) High-speed radix 100 parallel adder
US7433905B2 (en) Device and method for processing digital values in particular in non-adjacent form
JP2682142B2 (ja) 乗算装置
JPS6049328B2 (ja) １０進４倍数生成回路
JPH07118654B2 (ja) 算術演算装置
JPH11126157A (ja) 乗算方法および乗算回路
JPH11316674A (ja) Ｆｏｄ回路
JPH04232529A (ja) 多重ディジット１０進数を２進数に変換する装置および統一された比復号器
JP3024549B2 (ja) 循環演算にもとづく暗号文の復号化方法および装置
JP2777265B2 (ja) 高基数開平演算装置
JPS6054045A (ja) 除算装置
SU633013A1 (ru) Устройство преобразовани двоичного кода в дес тичный
JPH04149728A (ja) Ｒｏｍ式ディジタル演算回路
JPH05265715A (ja) 加算乗算器
JPH0435777B2 (US06623731-20030923-C00012.png)
JPH011029A (ja) ゾ−ン発生回路
JPH01176120A (ja) デコーダ回路
JPS5985540A (ja) ±５進除算回路